Transmitting apparatus and interleaving method thereof
First Claim
Patent Images
1. A transmitting apparatus comprising:
- an encoder configured to generate a codeword comprising input bits and parity bits, wherein the parity bits are generated based on a Low Density Parity Check (LDPC) code according to a code rate of 5/15 and a code length of 16200;
an interleaver configured to split the codeword into a plurality of bit groups and interleave the plurality of bit groups to provide an interleaved codeword; and
a mapper configured to demultiplex the interleaved codeword into data cells and map the data cells onto constellation points based on 256-QAM scheme,wherein the interleaver is configured to interleave the plurality of bit groups using a following equation;
Yj=Xπ
(j) for (0≦
j<
Ngroup),where Xj is a jth bit group among the plurality of bit groups, Yj is an interleaved jth bit group, Ngroup is a total number of the plurality of bit groups, and π
(j) denotes a permutation order for the interleaving, andwherein the π
(j) is defined as the table below;
0 Assignments
0 Petitions
Accused Products
Abstract
A transmitting apparatus is provided. The transmitting apparatus includes: an encoder configured to perform a low-density parity check (LDPC) encoding on input bits using a parity check matrix to generate an LDPC codeword comprising information word bits and parity bits; an interleaver configured to interleave the LDPC codeword; and a modulator configured to map the interleaved LDPC codeword onto a modulation symbol, wherein the modulator is further configured to map a bit included in a predetermined bit group from among a plurality of bit groups constituting the LDPC codeword onto a predetermined bit of the modulation symbol.
-
Citations
3 Claims
-
1. A transmitting apparatus comprising:
-
an encoder configured to generate a codeword comprising input bits and parity bits, wherein the parity bits are generated based on a Low Density Parity Check (LDPC) code according to a code rate of 5/15 and a code length of 16200; an interleaver configured to split the codeword into a plurality of bit groups and interleave the plurality of bit groups to provide an interleaved codeword; and a mapper configured to demultiplex the interleaved codeword into data cells and map the data cells onto constellation points based on 256-QAM scheme, wherein the interleaver is configured to interleave the plurality of bit groups using a following equation;
Yj=Xπ
(j) for (0≦
j<
Ngroup),where Xj is a jth bit group among the plurality of bit groups, Yj is an interleaved jth bit group, Ngroup is a total number of the plurality of bit groups, and π
(j) denotes a permutation order for the interleaving, andwherein the π
(j) is defined as the table below; - View Dependent Claims (2, 3)
-
Specification