Memory cell with different program and read paths for achieving high endurance
First Claim
1. A memory cell comprising:
- a coupling device comprising;
a first terminal configured to receive a control line signal; and
a second terminal;
a read transistor comprising;
a first terminal;
a control terminal coupled to the second terminal of the coupling device; and
a second terminal;
a first read selection transistor comprising;
a first terminal coupled to the second terminal of the read transistor;
a control terminal configured to receive a word line signal; and
a second terminal configured to receive a bit line signal;
a second read selection transistor comprising;
a first terminal configured to receive a read source line signal;
a control terminal configured to receive a read select gate signal; and
a second terminal coupled to the first terminal of the read transistor;
an erase device comprising;
a first terminal configured to receive an erase line signal; and
a second terminal coupled to the second terminal of the coupling device;
a program transistor comprising;
a first terminal; and
a control terminal coupled to the second terminal of the coupling device; and
a program selection transistor comprising;
a first terminal configured to receive a program source line signal;
a control terminal configured to receive a program select gate signal; and
a second terminal coupled to the first terminal of the program transistor.
1 Assignment
0 Petitions
Accused Products
Abstract
A memory cell includes a coupling device, a read transistor, a first read selection transistor, a second read selection transistor, an erase device, a program transistor, and a program selection transistor. The coupling device is formed on a first doped region. The erase device is formed on a second doped region. The read transistor, the first read selection transistor, the second read selection transistor, the program transistor, and the program selection transistor are formed on a third doped region. A gate terminal of the coupling device is coupled to a common floating gate. A gate terminal of the erase device is coupled to the floating gate. During a program operation, electrical charges are moved from the common floating gate. During an erase operation, electrical charges are ejected from the common floating gate to the erase device.
-
Citations
25 Claims
-
1. A memory cell comprising:
-
a coupling device comprising; a first terminal configured to receive a control line signal; and a second terminal; a read transistor comprising; a first terminal; a control terminal coupled to the second terminal of the coupling device; and a second terminal; a first read selection transistor comprising; a first terminal coupled to the second terminal of the read transistor; a control terminal configured to receive a word line signal; and a second terminal configured to receive a bit line signal; a second read selection transistor comprising; a first terminal configured to receive a read source line signal; a control terminal configured to receive a read select gate signal; and a second terminal coupled to the first terminal of the read transistor; an erase device comprising; a first terminal configured to receive an erase line signal; and a second terminal coupled to the second terminal of the coupling device; a program transistor comprising; a first terminal; and a control terminal coupled to the second terminal of the coupling device; and a program selection transistor comprising; a first terminal configured to receive a program source line signal; a control terminal configured to receive a program select gate signal; and a second terminal coupled to the first terminal of the program transistor. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25)
-
Specification