Methods of forming diffusion breaks on integrated circuit products comprised of finFET devices
First Claim
1. A method of forming a diffusion break for a FinFET device comprising a fin formed in a semiconductor substrate, the method comprising:
- forming a first gate structure above said fin, said first gate structure comprising sacrificial gate materials, a sidewall spacer and a gate cap layer;
forming epi semiconductor material on exposed portions of said fin;
forming a patterned sacrificial layer of material above said epi semiconductor material, wherein said patterned sacrificial layer of material covers a second gate structure while exposing at least said gate cap layer of said first gate structure;
performing at least one first etching process through said patterned sacrificial layer of material to remove at least said gate cap layer and said sacrificial gate materials of said first gate structure so as to define a first isolation cavity that exposes said fin while leaving said second gate structure intact;
performing at least one second etching process through said first isolation cavity to remove at least a portion of a vertical height of said fin and thereby form a first isolation trench;
removing said patterned sacrificial layer of material; and
forming a layer of insulating material above said epi semiconductor material and in said first isolation trench and in said first isolation cavity.
5 Assignments
0 Petitions
Accused Products
Abstract
One illustrative method disclosed herein includes, among other things, forming a first gate structure above a fin, forming epi semiconductor material on the fin, performing at least one first etching process through a patterned sacrificial layer of material to remove at least a gate cap layer and sacrificial gate materials of the first gate structure so as to define a first isolation cavity that exposes the fin while leaving the second gate structure intact, performing at least one second etching process through the first isolation cavity to remove at least a portion of a vertical height of the fin and thereby form a first isolation trench, removing the patterned sacrificial layer of material, and forming a layer of insulating material above the epi semiconductor material and in the first isolation trench and in the first isolation cavity.
60 Citations
25 Claims
-
1. A method of forming a diffusion break for a FinFET device comprising a fin formed in a semiconductor substrate, the method comprising:
-
forming a first gate structure above said fin, said first gate structure comprising sacrificial gate materials, a sidewall spacer and a gate cap layer; forming epi semiconductor material on exposed portions of said fin; forming a patterned sacrificial layer of material above said epi semiconductor material, wherein said patterned sacrificial layer of material covers a second gate structure while exposing at least said gate cap layer of said first gate structure; performing at least one first etching process through said patterned sacrificial layer of material to remove at least said gate cap layer and said sacrificial gate materials of said first gate structure so as to define a first isolation cavity that exposes said fin while leaving said second gate structure intact; performing at least one second etching process through said first isolation cavity to remove at least a portion of a vertical height of said fin and thereby form a first isolation trench; removing said patterned sacrificial layer of material; and forming a layer of insulating material above said epi semiconductor material and in said first isolation trench and in said first isolation cavity. - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7. A method of forming a diffusion break for a FinFET device comprising a fin formed in a semiconductor substrate, the method comprising:
-
forming first, second and third gate structures above said fin, said second gate structure being laterally positioned between said first and third gate structures, each of said first, second and third gate structures comprising sacrificial gate materials, a sidewall spacer and a gate cap layer; forming epi semiconductor material on exposed portions of said fin; forming a patterned sacrificial layer of material above said epi semiconductor material, wherein said patterned sacrificial layer of material covers said second gate structure while exposing at least said gate cap layer of said first and third gate structures; performing at least one first etching process through said patterned sacrificial layer of material to remove at least said gate cap layer and said sacrificial gate materials of said first and third gate structures so as to define first and second isolation cavities that expose said fin while leaving said second gate structure intact; performing at least one second etching process through said first and second isolation cavities to remove at least a portion of a vertical height of said fin and thereby form first and second isolation trenches; removing said patterned sacrificial layer of material; and forming a layer of insulating material above said epi semiconductor material in said first and second isolation trenches and in said first and second isolation cavities. - View Dependent Claims (8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20)
-
-
21. A method of forming a diffusion break for a FinFET device comprising a fin formed in a semiconductor substrate, the method comprising:
-
forming first, second and third gate structures above said fin, said second gate structure being laterally positioned between said first and third gate structures, each of said first, second and third gate structures comprising sacrificial gate materials, a sidewall spacer and a gate cap layer; forming epi semiconductor material on exposed portions of said fin; forming a sacrificial layer of material on and in contact with said epi semiconductor material, said sacrificial layer of material having an upper surface that is positioned at a level that is above a level of an upper surface of said gate cap layer of said first, second and third gate structures; forming a patterned etch mask above said sacrificial layer of material; performing an etching process through said patterned etch mask to remove exposed portions of said sacrificial layer of material so as to thereby define a patterned sacrificial layer of material, wherein said patterned sacrificial layer of material covers said second gate structure while exposing at least said gate cap layer of said first and third gate structures; performing at least one first etching process so as to remove said gate cap layer and a portion of a vertical height of said spacer for each of said first and third gate structures, wherein, at the completion of said at least one first etching process, an upper surface of said sacrificial gate materials of said first and third gate structures is exposed; performing at least one second etching process so as to remove substantially all of said sacrificial gate materials of said first and third gate structures so as to define first and second isolation cavities that expose said fin while leaving said second gate structure intact; performing at least one third etching process through said first and second isolation cavities to remove at least a portion of a vertical height of said fin and thereby form first and second isolation trenches; removing said patterned sacrificial layer of material; and forming a layer of insulating material above said epi semiconductor material, said layer of insulating material substantially filling said first and second isolation trenches and said first and second isolation cavities. - View Dependent Claims (22, 23, 24, 25)
-
Specification