Systems and methods for clock distribution in a die-to-die interface
First Claim
Patent Images
1. A circuit comprising:
- a transmit clock tree configured to receive a clock signal and to feed the clock signal to a first plurality of nodes; and
a receive clock tree feeding a second plurality of nodes, wherein the transmit clock tree is configured to forward the clock signal to the receive clock tree;
wherein individual nodes on the transmit clock tree correspond to respective individual nodes on the receive clock tree, each clock tree being unbalanced and providing matched insertion delays for corresponding nodes at the transmit and receive clock trees.
1 Assignment
0 Petitions
Accused Products
Abstract
Circuits for die-to-die clock distribution are provided. A system includes a transmit clock tree on a first die and a receive clock tree on a second die. The transmit clock tree and the receive clock tree are the same, or very nearly the same, so that the insertion delay for a given bit on the transmit clock tree is the same as an insertion delay for a bit corresponding to the given bit on the receive clock tree. While there may be clock skew from bit-to-bit within the same clock tree, corresponding bits on the different die experience the same clock insertion delays.
12 Citations
17 Claims
-
1. A circuit comprising:
-
a transmit clock tree configured to receive a clock signal and to feed the clock signal to a first plurality of nodes; and a receive clock tree feeding a second plurality of nodes, wherein the transmit clock tree is configured to forward the clock signal to the receive clock tree; wherein individual nodes on the transmit clock tree correspond to respective individual nodes on the receive clock tree, each clock tree being unbalanced and providing matched insertion delays for corresponding nodes at the transmit and receive clock trees. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. A method comprising:
-
providing a clock to a first plurality of nodes on a first die and to a second plurality of nodes on a second die, where individual ones of the first plurality of nodes correspond to respective ones of the nodes on the second die; and for each one of the first plurality of nodes; receiving the clock having an insertion delay; and transmitting data to a flip-flop at a corresponding node at the second die in response to receiving the clock, the flip-flop at the corresponding node at the second die receiving the clock with substantially the same insertion delay; wherein a clock tree of the first die, providing the clock to the first plurality of nodes, has non-uniform insertion delays of the clock; and wherein a clock tree of the second die, providing the clock to the second plurality of nodes, has non-uniform insertion delays of the clock. - View Dependent Claims (11, 12, 13, 14, 15, 16, 17)
-
Specification