Apparatuses and methods for performing corner turn operations using sensing circuitry
First Claim
Patent Images
1. An apparatus comprising:
- a first group of memory cells coupled to an access line and a plurality of sense lines;
a second group of memory cells coupled to a plurality of access lines and a sense line, wherein the access line is a different access line than each of the plurality of access lines; and
a controller configured to cause a corner turn operation on an element stored in the first group of memory cells resulting in the element being stored in the second group of memory cells to be performed using sensing circuitry.
7 Assignments
0 Petitions
Accused Products
Abstract
The present disclosure includes apparatuses and methods related to performing corner turn operations using sensing circuitry. An example apparatus comprises a first group of memory cells coupled to an access line and a plurality of sense lines and a second group of memory cells coupled to a plurality of access lines and a sense line. The example apparatus comprises a controller configured to cause a corner turn operation using sensing circuitry on an element stored in the first group of memory cells resulting in the element being stored in the second group of memory cells.
-
Citations
24 Claims
-
1. An apparatus comprising:
-
a first group of memory cells coupled to an access line and a plurality of sense lines; a second group of memory cells coupled to a plurality of access lines and a sense line, wherein the access line is a different access line than each of the plurality of access lines; and a controller configured to cause a corner turn operation on an element stored in the first group of memory cells resulting in the element being stored in the second group of memory cells to be performed using sensing circuitry. - View Dependent Claims (2, 3, 4, 5)
-
-
6. A method for performing a corner turn, comprising:
-
performing, in parallel, a plurality of corner turn operations on an element stored in a number of first memory cells coupled to a first access line and to a number of sense lines of a memory array, wherein a result of performing the plurality of corner turn operations comprises the element being stored in a number of second memory cells coupled to a plurality of access lines different than the first access line and a sense line of the number of sense lines. - View Dependent Claims (7, 8, 9, 10, 11, 12, 13)
-
-
14. A method for performing a corner turn, comprising:
-
performing a plurality of corner turn operations on elements stored in a number of first memory cells coupled to a first access line and to a number of sense lines of a memory array, wherein; a result of performing the plurality of corner turn operations comprises each of the elements being stored in a number of second memory cells coupled to a plurality of access lines and a sense line of the number of sense lines; the first access line is a different access line than each of the plurality of access lines; and a controller controls sensing circuitry to perform the plurality of corner turn operations in parallel on each of the elements. - View Dependent Claims (15, 16, 17, 18, 19, 20, 21)
-
-
22. An apparatus, comprising:
-
a first group of memory cells coupled to a first access line and a plurality of sense lines configured to store a number of first elements; a second group of memory cells coupled to a second access line and the plurality of sense lines configured to store a number of second elements; and a third group of memory cells coupled to a plurality of access lines and to the plurality of sense lines; and a controller configured to cause a plurality of corner turn operations on the number of first elements and the number of second elements to be performed using sensing circuitry; wherein the plurality of corner turn operations comprises; relocating a first data unit of each of the number of first and second elements from being stored in memory cells coupled to the first access line and the second access line, respectively, to being stored in memory cells of the third group of memory cells coupled to a third access line of the plurality of access lines. - View Dependent Claims (23, 24)
-
Specification