Transcoding method for multi-wire signaling that embeds clock information in transition of signal state
First Claim
Patent Images
1. A method for performing multi-wire signaling decoding, comprising:
- receiving a raw symbol spread over n wires via a plurality of differential receivers, where n is an integer greater than 1;
converting the raw symbol into a sequential number from a set of sequential numbers;
converting each sequential number to a transition number;
converting m transition numbers into a sequence of data bits, where m is an integer greater than 1; and
extracting a clock signal from the reception of raw symbols which then serves to synchronize raw symbol reception.
1 Assignment
0 Petitions
Accused Products
Abstract
A method for performing multi-wire signaling decoding is provided. A raw symbol spread over a plurality of n wires is received via a plurality of differential receivers. The raw symbol is converted into a sequential number from a set of sequential numbers. Each sequential number is converted to a transition number. A plurality of transition numbers is converted into a sequence of data bits. A clock signal is then extracted from the reception of raw symbols.
153 Citations
19 Claims
-
1. A method for performing multi-wire signaling decoding, comprising:
-
receiving a raw symbol spread over n wires via a plurality of differential receivers, where n is an integer greater than 1; converting the raw symbol into a sequential number from a set of sequential numbers; converting each sequential number to a transition number; converting m transition numbers into a sequence of data bits, where m is an integer greater than 1; and extracting a clock signal from the reception of raw symbols which then serves to synchronize raw symbol reception. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A decoding circuit for performing multi-wire signaling decoding, comprising:
-
a plurality of differential receivers to receive a raw symbol spread over n wires, where n is an integer greater than 1; a raw symbol-to-sequential number converter for converting the raw symbol into a sequential number from a set of sequential numbers; a sequential number-to-transition number converter for converting each sequential number to a transition number; a transition number-to-bits converter for converting m transition numbers into a sequence of data bits, where m is an integer greater than 1; and a clock data recovery circuit for extracting a clock signal from the reception of raw symbols which then serves to synchronize raw symbol reception. - View Dependent Claims (10, 11, 12, 13, 14, 15, 16, 17, 18)
-
-
19. A decoding circuit for performing multi-wire signaling decoding, comprising:
-
means for receiving a raw symbol spread over n wires via a plurality of differential receivers, where n is an integer greater than 1; means for converting the raw symbol into a sequential number from a set of sequential numbers; means for converting each sequential number to a transition number; and means for converting m transition numbers into a sequence of data bits, where m is an integer greater than 1; and means for extracting a clock signal from the reception of raw symbols which then serves to synchronize raw symbol reception.
-
Specification