Pads and pin-outs in three dimensional integrated circuits
First Claim
Patent Images
1. A semiconductor device, comprising:
- a first layer including a pattern of metal layers associated with a predetermined functionality for the semiconductor device;
a second layer including a plurality of programmable circuits; and
a third layer including a plurality of pads and a plurality of wire interconnects that pass through a third layer boundary and extend into at least one of the first layer or the second layer, wherein the first layer, the second layer, and the third layer form a stack;
wherein the pattern of metal layers is configured to hard-wire the plurality of programmable circuits with the predetermined functionality.
5 Assignments
0 Petitions
Accused Products
Abstract
A three dimensional semiconductor device, comprising: a substrate including a plurality of circuits; a plurality of pads, each pad coupled to a circuit; and a memory array positioned above or below the substrate and coupled to a circuit to program the memory array.
195 Citations
20 Claims
-
1. A semiconductor device, comprising:
-
a first layer including a pattern of metal layers associated with a predetermined functionality for the semiconductor device; a second layer including a plurality of programmable circuits; and a third layer including a plurality of pads and a plurality of wire interconnects that pass through a third layer boundary and extend into at least one of the first layer or the second layer, wherein the first layer, the second layer, and the third layer form a stack; wherein the pattern of metal layers is configured to hard-wire the plurality of programmable circuits with the predetermined functionality. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. A method, comprising:
forming a semiconductor device, wherein said forming a semiconductor device comprises; forming a stack including; a first layer comprising a pattern of metal layers associated with a predetermined functionality for the semiconductor device; a second layer comprising a plurality of programmable circuits; and a third layer comprising a plurality of pads and a plurality of wire interconnects that pass through a third layer boundary and extend into at least one of the first layer or the second layer; wherein the pattern of metal layers is configured to hard-wire the plurality of programmable circuits with the predetermined functionality; and coupling at least a portion of the plurality of pads to the second layer. - View Dependent Claims (9, 10, 11, 12, 13, 14)
-
15. A semiconductor device, comprising:
-
a substrate including a plurality of programmable circuits; a first layer including a pattern of metal layers associated with a predetermined functionality for the semiconductor device; and a second layer including a plurality of pads and a plurality of wire interconnects that pass through a second layer boundary and extend into at least one of the substrate or the first layer, wherein the substrate, the first layer, and the second layer form a stack; wherein the pattern of metal layers is configured to hard-wire the plurality of programmable circuits with the predetermined functionality. - View Dependent Claims (16, 17, 18, 19, 20)
-
Specification