Machine-learning accelerator (MLA) integrated circuit for extracting features from signals and performing inference computations
First Claim
1. A machine-learning accelerator (MLA) integrated circuit for extracting features from signals and performing inference computations comprising:
- a framework of finite state machine (FSM) kernels that are machine-learning algorithms implemented in hardware;
a kernel controller having mathematical structures implemented in hardware in communication with the framework of FSM kernels;
an arithmetic engine implemented in hardware in communication with the kernel controller to perform computations for the mathematical structures; and
a power management unit (PMU) that provides an idle-mode for the framework of FSM kernels, the kernel controller, and the arithmetic engine.
1 Assignment
0 Petitions
Accused Products
Abstract
A machine-learning accelerator (MLA) integrated circuit for extracting features from signals and performing inference computations is disclosed. The MLA integrated circuit includes a framework of finite state machine (FSM) kernels that are machine-learning algorithms implemented in hardware. The MLA integrated circuit further includes a kernel controller having mathematical structures implemented in hardware in communication with the framework of FSM kernels. An arithmetic engine implemented in hardware within the MLA integrated circuit is in communication with the kernel controller to perform computations for the mathematical structures. In at least one embodiment, the MLA integrated circuit includes a compression decompression accelerator (CDA) implemented in hardware and coupled between a memory and the kernel controller for compressing data to be stored in the memory and for decompressing data retrieved from the memory.
13 Citations
19 Claims
-
1. A machine-learning accelerator (MLA) integrated circuit for extracting features from signals and performing inference computations comprising:
-
a framework of finite state machine (FSM) kernels that are machine-learning algorithms implemented in hardware; a kernel controller having mathematical structures implemented in hardware in communication with the framework of FSM kernels; an arithmetic engine implemented in hardware in communication with the kernel controller to perform computations for the mathematical structures; and a power management unit (PMU) that provides an idle-mode for the framework of FSM kernels, the kernel controller, and the arithmetic engine. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19)
-
Specification