Frequency divider, clock generating apparatus, and method capable of calibrating frequency drift of oscillator
First Claim
Patent Images
1. A clock generating apparatus, comprising:
- an oscillator, for generating a reference clock signal; and
a fractional divider, directly or indirectly coupled to the oscillator, for receiving the reference clock signal and outputting a target clock signal, wherein the target clock signal is adjusted according to at least a process related parameter and/or at least a temperature related parameter, wherein the fractional divider is an open-loop circuit, the at least a process related parameter corresponding to process fabrication information, the at least a temperature related parameter corresponding to temperature condition information;
wherein the fractional divider includes a phase control circuit having a phase selector and a phase interpolator, wherein the phase selector selects at least two phase shifts from different phase characteristics generated based on the reference clock signal, and the phase interpolator further interpolates the selected phase shifts to generate the target clock signal.
1 Assignment
0 Petitions
Accused Products
Abstract
A clock generating apparatus includes an oscillator and a frequency synthesizer. The oscillator is utilized for generating a reference clock signal. The frequency synthesizer is coupled to the oscillator and utilized for synthesizing a target clock signal in accordance with the reference clock signal and a frequency division factor that has been adjusted or compensated, and outputting the target clock signal as an output of the clock generating apparatus.
7 Citations
19 Claims
-
1. A clock generating apparatus, comprising:
-
an oscillator, for generating a reference clock signal; and a fractional divider, directly or indirectly coupled to the oscillator, for receiving the reference clock signal and outputting a target clock signal, wherein the target clock signal is adjusted according to at least a process related parameter and/or at least a temperature related parameter, wherein the fractional divider is an open-loop circuit, the at least a process related parameter corresponding to process fabrication information, the at least a temperature related parameter corresponding to temperature condition information; wherein the fractional divider includes a phase control circuit having a phase selector and a phase interpolator, wherein the phase selector selects at least two phase shifts from different phase characteristics generated based on the reference clock signal, and the phase interpolator further interpolates the selected phase shifts to generate the target clock signal. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. A clock generating apparatus, comprising:
-
an oscillator, for generating a reference clock signal; and a fractional divider, directly or indirectly coupled to the oscillator, for receiving the reference clock signal and outputting a target clock signal, wherein the target clock signal is adjusted according to at least a process related parameter and/or at least a temperature related parameter, the at least a process related parameter corresponding to process fabrication information, the at least a temperature related parameter corresponding to temperature condition information; wherein the fractional divider includes a phase control circuit having a phase selector and a phase interpolator, wherein the phase selector selects at least two phase shifts from different phase characteristics generated based on the reference clock signal, and the phase interpolator further interpolates the selected phase shifts to generate the target clock signal. - View Dependent Claims (11, 12, 13, 14, 15, 16, 17, 18, 19)
-
Specification