Voltage regulator with feed-forward and feedback control
First Claim
Patent Images
1. An apparatus comprising:
- a circuit to provide a power or a ground supply for a target circuit in response to a control signal, the target circuit having a first input to receive I/O data; and
a feed-forward filter having a second input coupled to the first input, the second input to receive the I/O data, the feed-forward filter to generate the control signal according to the received data, the feed-forward filter to generate the control signal as a function of a number of 1 s factored by a first coefficient, a number of 0s factored by a second coefficient and a number of transitions of the I/O data factored by a third coefficient.
2 Assignments
0 Petitions
Accused Products
Abstract
Described is a voltage regulator with feed-forward and feedback control. Described is an apparatus which comprises: a circuit for providing power or ground supply for a target circuit in response to a control signal; and a feed-forward filter to receive data and to generate the control signal according to the received data.
18 Citations
19 Claims
-
1. An apparatus comprising:
-
a circuit to provide a power or a ground supply for a target circuit in response to a control signal, the target circuit having a first input to receive I/O data; and a feed-forward filter having a second input coupled to the first input, the second input to receive the I/O data, the feed-forward filter to generate the control signal according to the received data, the feed-forward filter to generate the control signal as a function of a number of 1 s factored by a first coefficient, a number of 0s factored by a second coefficient and a number of transitions of the I/O data factored by a third coefficient. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. An apparatus comprising:
-
transistors to provide a power supply for a transmitter in response to a first control signal; summers to receive input I/O data to be driven by the transmitter, the summers to provide respective summations of a number of 1 s, a number of 0s and a number of transitions of the I/O data; and
,a finite impulse response (FIR) filter having respective inputs coupled to the summers, the FIR filter to generate the first control signal. - View Dependent Claims (12, 13, 14, 15, 16)
-
-
17. A system, comprising:
a memory unit; a processor coupled to the memory unit, the processor including an apparatus which comprises; transistors to provide a power supply for a transmitter in response to a first control signal; summers to receive input I/O data that is to be driven by the transmitter, the summers to provide respective summations of a number of 1 s, a number of 0s and a number of transitions of the I/O data; and a finite impulse response (FIR) filter having inputs coupled to the summers, the FIR filter to generate the first control signal; a feedback circuit to receive the power supply as its input and to adjust filter coefficients of the FIR filter according to a voltage level of the power supply; and a wireless interface for allow the processor to communicate with another device. - View Dependent Claims (18, 19)
Specification