×

Circuit arrangement for and a method of enabling a partial reconfiguration of a circuit implemented in an integrated circuit device

  • US 9,722,613 B1
  • Filed: 09/28/2015
  • Issued: 08/01/2017
  • Est. Priority Date: 09/28/2015
  • Status: Active Grant
First Claim
Patent Images

1. A circuit arrangement for enabling a partial reconfiguration of a circuit implemented in an integrated circuit device, the circuit arrangement comprising:

  • a plurality of configurable logic blocks, wherein each configurable logic blocks has a lookup table and is configurable to implement a predetermined function and comprises a control circuit configured to receive a global enable signal and a plurality of global reconfiguration signals; and

    a routing network coupled to the plurality of configurable logic blocks for routing the global enable signal and the plurality of global reconfiguration signals to each configurable logic block of the plurality of configurable logic blocks;

    wherein each configurable logic block of the plurality of configurable logic blocks is configured to independently receive a local enable signal enabling a partial reconfiguration of the plurality of configurable logic blocks in response to the plurality of global reconfiguration signals; and

    wherein the control circuit generates a reconfiguration enable signal in response to either the global enable signal or the local enable signal, and the reconfiguration enable signal generated in response to the local enable signal enables the partial reconfiguration of the plurality of configurable logic blocks using local configuration signals based upon the global reconfiguration signals.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×