×

GPS baseband controller architecture

  • US 9,739,890 B2
  • Filed: 11/04/2010
  • Issued: 08/22/2017
  • Est. Priority Date: 11/04/2009
  • Status: Active Grant
First Claim
Patent Images

1. A method of reducing power consumption in a GPS receiver comprising a gauging circuit including a first counter running on a clock of a real time clock and a second counter running on a clock of a local oscillator having a clock frequency higher than a clock frequency of the real time clock, the method comprising:

  • acquiring and tracking a GPS signal, by the GPS receiver, from a number of satellites to obtain a PVT fix;

    determining an environmental state by the GPS receiver;

    assigning an accuracy index characterized by a number of received GPS signals, by the GPS receiver, to the obtained PVT fix;

    selecting, by the GPS receiver, a tracking profile from a plurality of tracking profiles in accordance with the determined environmental state and in response to a feedback signal in order to maintain the accuracy index within a predefined range, wherein the tracking profile is associated with a tracking operation mode configured to provide the PVT fix to a host at a regular time or space interval within the predefined range of the target accuracy;

    operating the gauging circuit of the GPS receiver;

    simultaneously stopping the first and second counters when the first counter reaches a predetermined count; and

    calibrating the real time clock based on a number of clock cycles counted in the second counter,wherein, at power up, the GPS receiver enters in a hibernate mode where the GPS receiver is powered down except a backup memory and a system memory when the GPS receiver does not receive a command from the host within a predetermined time period, the method further comprising;

    waking up the GPS receiver from the hibernate mode by sending a wake-up signal to the GPS receiver by the host.

View all claims
  • 5 Assignments
Timeline View
Assignment View
    ×
    ×