Apparatuses and methods for targeted refreshing of memory
First Claim
Patent Images
1. An apparatus, comprising:
- a predecoder configured to receive a target row address and determine whether a target row of memory associated with the target row address is a row of primary memory or a row of redundant memory, wherein, in response to a determination that the target row of memory has been accessed more than the threshold number of times, the predecoder being further configured to;
in a first case in which the row of primary memory is the target row of memory;
in response to a first active command, cause a first row of memory physically adjacent the row of primary memory to be refreshed;
in response to a second active command, cause a second row of memory physically adjacent the row of primary memory to be refreshed; and
in response to a third active command, cause the row of the primary memory to be refreshed; and
in a second case in which the row of redundant memory is the target row of memory;
in response to the first active command, cause a first row of memory physically adjacent the row of redundant memory to be refreshed;
in response to the second active command, cause a first row of memory physically adjacent the row of redundant memory to be refreshed; and
in response to the third active command, cause the row of the redundant memory to be refreshed.
7 Assignments
0 Petitions
Accused Products
Abstract
Apparatuses and methods for targeted row refreshes are disclosed herein. In an example apparatus, a predecoder receives a target row address and determines whether a target row of memory associated with the target row address is a primary or a redundant row of memory. The predecoder is further configured to cause one or more rows of memory physically adjacent the primary row of memory to be refreshed if the primary row is the target row or one or more rows of memory physically adjacent the redundant row of memory to be refreshed if the redundant row of memory is the target row of memory.
120 Citations
8 Claims
-
1. An apparatus, comprising:
-
a predecoder configured to receive a target row address and determine whether a target row of memory associated with the target row address is a row of primary memory or a row of redundant memory, wherein, in response to a determination that the target row of memory has been accessed more than the threshold number of times, the predecoder being further configured to; in a first case in which the row of primary memory is the target row of memory; in response to a first active command, cause a first row of memory physically adjacent the row of primary memory to be refreshed; in response to a second active command, cause a second row of memory physically adjacent the row of primary memory to be refreshed; and in response to a third active command, cause the row of the primary memory to be refreshed; and in a second case in which the row of redundant memory is the target row of memory; in response to the first active command, cause a first row of memory physically adjacent the row of redundant memory to be refreshed; in response to the second active command, cause a first row of memory physically adjacent the row of redundant memory to be refreshed; and in response to the third active command, cause the row of the redundant memory to be refreshed. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
Specification