Self-aligned trench MOSFET and method of manufacture
First Claim
1. A method of fabrication a trench metal-oxide-semiconductor field effect transistor (MOSFET) comprising:
- depositing a first semiconductor layer upon a semiconductor substrate, wherein the first semiconductor layer and the semiconductor substrate are doped with a first type of impurity;
doping a first portion of the first semiconductor layer with a second type of impurity;
etching a plurality of trenches in the first semiconductor layer;
forming a first dielectric layer on the wall of the plurality of trenches;
depositing a second semiconductor layer in the plurality of trenches;
forming a second dielectric layer over the second semiconductor layer in the plurality of trenches;
etching recessed mesas in the first semiconductor layer aligned by the first and second dielectric layers;
doping a second portion of the first semiconductor layer proximate the recessed mesas with a second type of impurity;
forming a plurality of source/body contact spacers above the recessed mesas aligned between the second dielectric layer in the trenches;
etching a plurality of source/body contact trenches between the source/body contact spacers, wherein the source body contact trenches extend through the second portion of the first semiconductor layer;
doping a third portion of the first semiconductor layer proximate the source/body contact trenches with the first type of impurity aligned by the source/body contact spacers; and
deposit a first metal layer in the source/body contact trenches aligned to the source/body contact spacers.
1 Assignment
0 Petitions
Accused Products
Abstract
A trench metal-oxide-semiconductor field effect transistor (MOSFET), in accordance with one embodiment, includes a drain region, a plurality of gate regions disposed above the drain region, a plurality of gate insulator regions each disposed about a periphery of a respective one of the plurality of gate regions, a plurality of source regions disposed in recessed mesas between the plurality of gate insulator regions, a plurality of body regions disposed in recessed mesas between the plurality of gate insulator regions and between the plurality of source regions and the drain region. The MOSFET also includes a plurality of body contact regions disposed in the each body region adjacent the plurality of source regions, a plurality of source/body contact spacers disposed between the plurality of gate insulator regions above the recessed mesas, a source/body contact disposed above the source/body contact spacers, and a plurality of source/body contact, plugs disposed between the source/body contact spacers and coupling the source/body contact to the plurality of body contact regions and the plurality of source regions.
161 Citations
6 Claims
-
1. A method of fabrication a trench metal-oxide-semiconductor field effect transistor (MOSFET) comprising:
-
depositing a first semiconductor layer upon a semiconductor substrate, wherein the first semiconductor layer and the semiconductor substrate are doped with a first type of impurity; doping a first portion of the first semiconductor layer with a second type of impurity; etching a plurality of trenches in the first semiconductor layer; forming a first dielectric layer on the wall of the plurality of trenches; depositing a second semiconductor layer in the plurality of trenches; forming a second dielectric layer over the second semiconductor layer in the plurality of trenches; etching recessed mesas in the first semiconductor layer aligned by the first and second dielectric layers; doping a second portion of the first semiconductor layer proximate the recessed mesas with a second type of impurity; forming a plurality of source/body contact spacers above the recessed mesas aligned between the second dielectric layer in the trenches; etching a plurality of source/body contact trenches between the source/body contact spacers, wherein the source body contact trenches extend through the second portion of the first semiconductor layer; doping a third portion of the first semiconductor layer proximate the source/body contact trenches with the first type of impurity aligned by the source/body contact spacers; and deposit a first metal layer in the source/body contact trenches aligned to the source/body contact spacers. - View Dependent Claims (2, 3, 4, 5, 6)
-
Specification