×

Systems and methods for cache endurance

  • US 9,767,032 B2
  • Filed: 12/05/2013
  • Issued: 09/19/2017
  • Est. Priority Date: 01/12/2012
  • Status: Active Grant
First Claim
Patent Images

1. An apparatus, comprising:

  • a cache layer that caches data associated with a backing store in a cache corresponding to a non-volatile solid-state storage device and maintains cache metrics for respective logical identifiers of the backing store in response to monitoring storage requests directed to the respective logical identifiers of the backing store, the cache metrics including cache metrics for cached logical identifiers and non-cached logical identifiers, the cached logical identifiers comprising logical identifiers of the backing store that are admitted into the cache, the non-cached logical identifiers comprising logical identifiers of the backing store that are not admitted into the cache,wherein the cache layer services storage requests directed to cached logical identifiers by use of the cache, and wherein servicing a storage request directed to a particular logical identifier of the backing store, the particular logical identifier comprising a non-cached logical identifier, comprises;

    determining whether to admit the particular logical identifier into the cache by comparing a cache metric for the particular address to an admission threshold, the admission threshold to control admission of non-cached logical identifier of the backing store into the cache,admitting the particular logical identifier into the cache in response to the cache metric satisfying the admission threshold, such that the particular logical identifier comprises a cached logical identifier of the backing store to be serviced by use of the cache, andrejecting admission of the particular logical identifier in response to the cache metric failing to satisfy the admission threshold, such that the particular logical identifier remains a non-cached logical identifier to be serviced by use of the backing store; and

    a cache coordinator that modifies the admission threshold in response to a coordination message pertaining to the non-volatile solid-state storage device by one of;

    increasing the admission threshold and decreasing the admission threshold, wherein the cache layer uses the modified admission threshold to control admission of non-cached logical identifiers of the backing store in response to the coordination message.

View all claims
  • 9 Assignments
Timeline View
Assignment View
    ×
    ×