Flash memory system
First Claim
1. A NAND flash memory device comprising:
- at least two NAND flash memory banks being independently operable by having respective control circuitry, row decoding circuitry, sense amplifier circuitry and page buffer circuitry;
a chip select input configured to receive a chip select signal;
a clock input configured to receive a clock signal;
a common command, address, data input configured to receive, all at different times, command data, address data and page data while the chip select signal is at an active low logic state, wherein the address data is including bank address data to identify the first NAND flash memory bank as addressed for performing a page program operation carried out thereon;
a first control input configured to receive a first of two control signals;
a second control input configured to receive a second of the two control signals;
circuitry configured to execute the page program operation on the first NAND flash memory bank corresponding to the command data;
a first bank status indicator configured to indicate that the first NAND flash memory bank is being utilized during the page program operation on the first NAND flash memory bank; and
latch circuitry configured to;
latch the command data while only the first of the two control signals is held at an active high logic state for at least a duration of time that the command data is received at the common input, andlatch the page data in synchronization with both rising and falling edges of the clock signal.
3 Assignments
0 Petitions
Accused Products
Abstract
An apparatus, system, and method for controlling data transfer to an output port of a serial data link interface in a semiconductor memory is disclosed. In one example, a flash memory device may have multiple serial data links, multiple memory banks and control input ports that enable the memory device to transfer the serial data to a serial data output port of the memory device. In another example, a flash memory device may have a single serial data link, a single memory bank, a serial data input port, a control input port for receiving output enable signals. The flash memory devices may be cascaded in a daisy-chain configuration using echo signal lines to serially communicate between memory devices.
-
Citations
28 Claims
-
1. A NAND flash memory device comprising:
-
at least two NAND flash memory banks being independently operable by having respective control circuitry, row decoding circuitry, sense amplifier circuitry and page buffer circuitry; a chip select input configured to receive a chip select signal; a clock input configured to receive a clock signal; a common command, address, data input configured to receive, all at different times, command data, address data and page data while the chip select signal is at an active low logic state, wherein the address data is including bank address data to identify the first NAND flash memory bank as addressed for performing a page program operation carried out thereon; a first control input configured to receive a first of two control signals; a second control input configured to receive a second of the two control signals; circuitry configured to execute the page program operation on the first NAND flash memory bank corresponding to the command data; a first bank status indicator configured to indicate that the first NAND flash memory bank is being utilized during the page program operation on the first NAND flash memory bank; and latch circuitry configured to; latch the command data while only the first of the two control signals is held at an active high logic state for at least a duration of time that the command data is received at the common input, and latch the page data in synchronization with both rising and falling edges of the clock signal. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14)
-
-
15. A non-volatile memory system comprising:
-
a memory controller communicatively coupled to at least one NAND flash memory device, and the memory controller being configured to provide a command data, an address data and a page data to the at least one NAND flash memory device; and the at least one NAND flash memory device comprising; at least two NAND flash memory banks being independently operable by having respective control circuitry, row decoding circuitry, sense amplifier circuitry and page buffer circuitry; a chip select input configured to receive a chip select signal; a clock input configured to receive a clock signal; a common command, address, data input configured to receive, all at different times, command data, address data and page data while the chip select signal is at an active low logic state, wherein the address data is including bank address data to identify the first NAND flash memory bank as addressed for performing a page program operation carried out thereon; a first control input configured to receive a first of two control signals; a second control input configured to receive a second of the two control signals; circuitry configured to execute the page program operation on the first NAND flash memory bank corresponding to the command data; a first bank status indicator configured to indicate that the first NAND flash memory bank is being utilized during the page program operation on the first NAND flash memory bank; and latch circuitry configured to; latch the command data while only the first of the two control signals is held at an active high logic state for at least a duration of time that the command data is received at the common input, and latch the page data in synchronization with both rising and falling edges of the clock signal. - View Dependent Claims (16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28)
-
Specification