×

On-chip usable life depletion meter and associated method

  • US 9,791,502 B2
  • Filed: 04/30/2015
  • Issued: 10/17/2017
  • Est. Priority Date: 04/30/2015
  • Status: Active Grant
First Claim
Patent Images

1. An integrated circuit chip comprising:

  • a substrate;

    a usable life depletion meter on said substrate,said usable life depletion meter comprising multiple first programmable bits,said first programmable bits representing units of usable life of said integrated circuit chip,said first programmable bits being sequentially ordered from an initial programmable bit to a last programmable bit,said first programmable bits being automatically programmed, during operation of said integrated circuit chip, in order starting with said initial programmable bit as an expected usable life of said integrated circuit chip is depleted,said first programmable bits being readable to determine a remaining usable life of said integrated circuit chip, andeach unit of usable life represented by each first programmable bit corresponding to a specific number of power-on hours;

    a power-on hours monitor measuring actual power-on hours of said integrated circuit chip;

    a read/write circuit; and

    a read/write circuit controller in communication with said power-on hours monitor and said read/write circuit,said read/write circuit controller noting whenever said actual power-on hours have increased by said specific number of power-on hours and, in response, automatically causing said read/write circuit to program a next programmable bit in said usable life depletion meter.

View all claims
  • 9 Assignments
Timeline View
Assignment View
    ×
    ×