×

Bus arbitration with routing and failover mechanism

  • US 9,798,688 B1
  • Filed: 03/17/2014
  • Issued: 10/24/2017
  • Est. Priority Date: 03/15/2013
  • Status: Active Grant
First Claim
Patent Images

1. An apparatus, comprising:

  • a plurality of bus masters and a plurality of bus arbiters,wherein the plurality of bus masters comprises a first set of bus masters and a second set of bus masters,wherein the plurality bus arbiters comprises a first bus arbiter and a second bus arbiter, wherein the first set of bus masters is coupled to the first bus arbiter and wherein the second set of bus masters is coupled to the second bus arbiter,an arbiter priority select coupled by a messaging link to the first and second bus arbiters,a slave controller coupled to a plurality of slave devices,wherein the plurality of slave devices comprises a first plurality of slave devices and a second plurality of slave devices,wherein the first bus arbiter is coupled by a first bus to the slave controller and wherein the second bus arbiter is coupled by a second bus to the slave controller,wherein the arbiter priority select permits a given bus master in the second set of bus masters to gain access to the first bus by sending a priority signal through the messaging link to the first bus arbiter.

View all claims
  • 2 Assignments
Timeline View
Assignment View
    ×
    ×