Method and system for driving a light emitting device display
First Claim
1. A method of driving a display system using a segmented addressing scheme, the display system comprising a pixel array including a plurality of pixel circuits divided into a plurality of segments according to the segmented addressing scheme, each of the plurality of segments including pixel circuits in more than one row of the pixel array, each pixel circuit having a light emitting device, a drive transistor for driving the light emitting device to emit light, a capacitor, a first switch transistor connected to a data line for programming the pixel circuit to cause a programming voltage to be stored in the capacitor, and a second switch transistor for generating a threshold voltage of the drive transistor during a generating threshold voltage operation, the method comprising:
- simultaneously controlling the second switch transistors in a plurality of pixel circuits in more than one row of the pixel array with shared control signals, each of the plurality of pixel circuits being in a first segment of the plurality of segments, to simultaneously generate the threshold voltages of the drive transistors in the first segment during the generating threshold voltage operation in the plurality of pixel circuits in the first segment without affecting the data line immediately following pre-charging the capacitor to a negative voltage during a compensation voltage generation phase that precedes the generation of the threshold voltage, andcontrolling a first switch transistor in a second pixel circuit in a second segment of the plurality of segments to program the second pixel circuit via the data line, independently from controlling the second switch transistors of the plurality of pixel circuits in the first segment.
2 Assignments
0 Petitions
Accused Products
Abstract
A method and system for driving a light emitting device display is provided. The system provides a timing schedule which increases accuracy in the display. The system may provide the timing schedule by which an operation cycle is implemented consecutively in a group of rows. The system may provide the timing schedule by which an aging factor is used for a plurality of frames.
357 Citations
8 Claims
-
1. A method of driving a display system using a segmented addressing scheme, the display system comprising a pixel array including a plurality of pixel circuits divided into a plurality of segments according to the segmented addressing scheme, each of the plurality of segments including pixel circuits in more than one row of the pixel array, each pixel circuit having a light emitting device, a drive transistor for driving the light emitting device to emit light, a capacitor, a first switch transistor connected to a data line for programming the pixel circuit to cause a programming voltage to be stored in the capacitor, and a second switch transistor for generating a threshold voltage of the drive transistor during a generating threshold voltage operation, the method comprising:
-
simultaneously controlling the second switch transistors in a plurality of pixel circuits in more than one row of the pixel array with shared control signals, each of the plurality of pixel circuits being in a first segment of the plurality of segments, to simultaneously generate the threshold voltages of the drive transistors in the first segment during the generating threshold voltage operation in the plurality of pixel circuits in the first segment without affecting the data line immediately following pre-charging the capacitor to a negative voltage during a compensation voltage generation phase that precedes the generation of the threshold voltage, and controlling a first switch transistor in a second pixel circuit in a second segment of the plurality of segments to program the second pixel circuit via the data line, independently from controlling the second switch transistors of the plurality of pixel circuits in the first segment. - View Dependent Claims (2, 3, 4)
-
-
5. A pixel driver for a light emitting device, comprising:
-
a drive transistor for driving a light emitting device, the drive transistor having a gate terminal, a first terminal, and a second terminal connected to a controllable voltage line; a first capacitor and a second capacitor, the first and second capacitors being connected to the gate terminal of the drive transistor and the controllable voltage line in series; a first switch transistor having a gate terminal, a first terminal, and a second terminal, the gate terminal of the first switch transistor being connected to a first select line, the first terminal of the first switch transistor being connected to the first terminal of the drive transistor and the light emitting device, the second terminal of the first switch transistor being connected to the gate terminal of the drive transistor; a second switch transistor having a gate terminal, a first terminal, and a second terminal, the gate terminal of the second switch transistor being connected to a second select line, the first terminal of the second switch transistor being connected to a data line, the second terminal of the second switch transistor being connected to the first and second capacitors. - View Dependent Claims (6)
-
-
7. A pixel driver for a light emitting device, comprising:
-
a drive transistor for driving a light emitting device, the drive transistor having a gate terminal, a first terminal and a second terminal, the first terminal of the drive transistor coupled to the light emitting device; a first capacitor and a second capacitor, the first and second capacitors being connected to the gate terminal of the drive transistor in series; a first switch transistor having a gate terminal, a first terminal and a second terminal, the gate terminal of the first switch transistor being connected to a controlling signal line, the first terminal of the first transistor being connected to the first capacitor, the second terminal of the first switch transistor being connected to the first terminal of the drive transistor; a second switch transistor having a gate terminal, a first terminal and a second terminal, the gate terminal of the second switch transistor being connected to a first select line, the first terminal of the second switch transistor being connected to a data line, the second terminal of the second switch transistor being connected to the first and second capacitors; and a third switch transistor having a gate terminal, a first terminal and a second terminal, the gate terminal of the third switch transistor being connected to a second select line, the first terminal of the third switch transistor being connected to the first terminal of the drive transistor. - View Dependent Claims (8)
-
Specification