Semiconductor device
First Claim
1. A semiconductor device comprising:
- an arithmetic circuit;
a memory circuit configured to hold data obtained by the arithmetic circuit;
a power supply control switch configured to control whether a power supply voltage is supplied to the arithmetic circuit or not; and
a temperature detection circuit configured to detect a temperature of the memory circuit and to estimate an amount of an extra power consumed at a time of writing the data to the memory circuit and a time of reading the data from the memory circuit from the temperature,wherein the power supply control switch is configured to be turned off so as not to supply the power supply voltage to the arithmetic circuit during a period, when a power consumption of the arithmetic circuit during the period is larger than the extra power consumed at a time of writing the data to the memory circuit and a time of reading the data from the memory circuit.
1 Assignment
0 Petitions
Accused Products
Abstract
To provide a semiconductor device including a plurality of circuit blocks each of which is capable of performing power gating by setting off periods appropriate to temperatures of the respective circuit blocks. Specifically, the semiconductor device includes an arithmetic circuit, a memory circuit configured to hold data obtained by the arithmetic circuit, a power supply control switch configured to control supply of the power supply voltage to the arithmetic circuit, a temperature detection circuit configured to detect the temperature of the memory circuit and to estimate overhead from the temperature, and a controller configured to set a period during which supply of the power supply voltage is stopped in the case where a power consumption of the arithmetic circuit during the period is larger than the overhead period and to control the power supply control switch.
-
Citations
13 Claims
-
1. A semiconductor device comprising:
-
an arithmetic circuit; a memory circuit configured to hold data obtained by the arithmetic circuit; a power supply control switch configured to control whether a power supply voltage is supplied to the arithmetic circuit or not; and a temperature detection circuit configured to detect a temperature of the memory circuit and to estimate an amount of an extra power consumed at a time of writing the data to the memory circuit and a time of reading the data from the memory circuit from the temperature, wherein the power supply control switch is configured to be turned off so as not to supply the power supply voltage to the arithmetic circuit during a period, when a power consumption of the arithmetic circuit during the period is larger than the extra power consumed at a time of writing the data to the memory circuit and a time of reading the data from the memory circuit. - View Dependent Claims (2, 3, 4)
-
-
5. A semiconductor device comprising:
-
an arithmetic circuit; a first memory circuit configured to hold first data obtained by the arithmetic circuit; a cache memory; a second memory circuit configured to hold second data stored in the cache memory; a first power supply control switch configured to control whether a power supply voltage is supplied to the arithmetic circuit or not; a second power supply control switch configured to control whether a power supply voltage is supplied to the cache memory or not; a temperature detection circuit configured to detect a first temperature of the first memory circuit and to estimate an amount of a first extra power consumed at a time of writing the first data to the first memory circuit and a time of reading the first data from the first memory circuit from the first temperature, and configured to detect a second temperature of the second memory circuit to estimate an amount of a second extra power consumed at a time of writing the second data to the second memory circuit and a time of reading the second data from the second memory circuit from the second temperature, wherein the first power supply control switch is configured to be turned off so as not to supply the power supply voltage to the arithmetic circuit during a first period, when a power consumption of the arithmetic circuit during the first period is larger than the first extra power, and wherein the second power supply control switch is configured to be turned off so as not to supply the power supply voltage to the cache memory during a second period, when a power consumption of the cache memory during the second period is larger than the second extra power. - View Dependent Claims (6, 7, 8)
-
-
9. A semiconductor device comprising:
-
an arithmetic circuit; a first memory circuit configured to hold first data obtained by the arithmetic circuit; a cache memory; a second memory circuit configured to hold second data stored in the cache memory; a first power supply control switch configured to control whether a power supply voltage is supplied to the arithmetic circuit or not; a second power supply control switch configured to control whether a power supply voltage is supplied to the cache memory or not; a first temperature detection circuit configured to detect a first temperature of the first memory circuit, to estimate an amount of a first extra power consumed at a time of writing the first data to the first memory circuit and a time of reading the first data from the first memory circuit from the first temperature; and a second temperature detection circuit configured to detect a second temperature of the second memory circuit and to estimate an amount of a second extra power consumed at a time of writing the second data to the second memory circuit and a time of reading the second data from the second memory circuit from the second temperature, wherein the first power supply control switch is configured to be turned off so as not to supply the power supply voltage to the arithmetic circuit during a first period, when a power consumption of the arithmetic circuit during the first period is larger than the first extra power, and configured to turn the second power supply control switch off so as not to supply the power supply voltage to the cache memory during a second period, when a power consumption of the cache memory during the second period is larger than the second extra power. - View Dependent Claims (10, 11, 12)
-
-
13. A driving method of a semiconductor device comprising:
-
obtaining data by an arithmetic circuit; detecting a temperature of a memory circuit by a temperature detection circuit; calculating an amount of an extra power required to stop supplying power corresponding to power at a time of writing the data to the memory circuit and a time of reading the data from the memory circuit by the temperature detection circuit from the temperature; determining whether a power consumption of the arithmetic circuit during a period is larger than the extra power when a power supply voltage is provided to the arithmetic circuit but processing is not performed in the arithmetic circuit during the period; writing the data to the memory circuit before turning a power supply control switch off; turning the power supply control switch off so as not to supply the power supply voltage to the arithmetic circuit; turning the power supply control switch on so as to supply the power supply voltage to the arithmetic circuit if restoring of the data to the arithmetic circuit is needed; and reading out the data from the memory circuit and restoring the data to the arithmetic circuit.
-
Specification