Vector element rotate and insert under mask instruction

• US 9,823,924 B2
• Filed: 01/23/2013
• Issued: 11/21/2017
• Est. Priority Date: 01/23/2013
• Status: Active Grant

• Current Assignee: International Business Machines Corporation
• Original Assignee: International Business Machines Corporation
• Inventors: Bradbury, Jonathan D., Enenkel, Robert F., Schwarz, Eric M., Slegel, Timothy J.
• Primary Examiner(s): Lindlof, John
• Application Number:
  US13/748,543
• Publication Number:
  US 20140208067A1
• Time in Patent Office: 1,763 Days
• CPC Class Codes: G06F 9/30007 to perform operations on data operands
• CPC Class Codes: G06F 9/30018 Bit or string instructions
• CPC Class Codes: G06F 9/30032 Movement instructions, e.g. MOVE, SHIFT, ROTATE, SHUFFLE
• CPC Class Codes: G06F 9/30036 Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
• CPC Class Codes: G06F 9/30098 Register arrangements
• CPC Class Codes: G06F 9/30145 Instruction analysis, e.g. decoding, instruction word fields

Abstract

A Vector Element Rotate and Insert Under Mask instruction. Each element of a second operand of the instruction is rotated in a specified direction by a specified number of bits. For each bit in a third operand of the instruction that is set to one, the corresponding bit of the rotated elements in the second operand replaces the corresponding bit in a first operand of the instruction.

Claims

1. A computer program product for executing a machine instruction in a central processing unit, the computer program product comprising:

a non-transitory computer readable storage medium readable by a processing circuit and storing instructions for execution by the processing circuit for performing a method comprising;

obtaining, by a processor, a machine instruction for execution, the machine instruction being defined for computer execution according to a computer architecture, the machine instruction comprising;

at least one opcode field to provide an opcode, the opcode identifying a Vector Element Rotate And Insert Under Mask operation;

a first register field to be used to designate a first register, the first register comprising a first operand;

a second register field to be used to designate a second register, the second register comprising a second operand;

a third register field to be used to designate a third register, the third register comprising a third operand; and

executing the machine instruction, the executing comprising;

rotating a plurality of elements of the second operand in a selected direction by a specified amount to rotate, wherein for each element of the plurality of elements, rotating an element of the plurality of elements comprises rotating one or more individual bits comprising the element, wherein each element of the plurality of elements is rotated independently from each other element of the plurality of elements, wherein the specified amount to rotate is included in a fourth operand of the machine instruction, the fourth operand comprising an unsigned binary integer specifying a number of bits to rotate each element of the second operand, and wherein the method further comprises;

determining whether the unsigned binary integer is greater than a number of bits of an element of a selected operand; and

based on the unsigned binary integer being greater than the number of bits of the element of the selected operand, reducing modulo the unsigned binary integer by the number of bits of the element of the selected operand;

checking the third operand for one or more data units having a particular value; and

based on the third operand having the one or more data units with the particular value, replacing one or more values of corresponding data units in the first operand with one or more values of corresponding data units in the second operand that has been rotated.

2. The computer program product of claim 1, wherein the selected direction comprises to the left and the specified amount to be rotated comprises a specified number of bits.

3. The computer program product of claim 2, wherein the rotating comprises rotating each element of the second operand to the left by the specified number of bits, wherein each bit shifted out of a leftmost bit position of an element reenters in a rightmost bit position of the element.

4. The computer program product of claim 1, wherein the third operand comprises a second plurality of elements, and the second plurality of elements comprises a plurality of masks, and wherein a mask of the plurality of masks includes a plurality of bits.

5. The computer program product of claim 4, wherein the one or more data units comprise one or more bits, the particular value comprises a one, and wherein the replacing comprises for each bit in the third operand that is set to one, replacing a value of the corresponding bit in the first operand with a value of the corresponding bit in the second operand that has been rotated.

6. The computer program product of claim 1, wherein the second operand comprises a plurality of elements.

7. The computer program product of claim 6, wherein the method further comprises determining the number of bits of the element of the selected operand, the determining using a mask field of the machine instruction, the mask field comprising an element size control to indicate a size of elements of one or more operands of the machine instruction.

8. The computer program product of claim 1, wherein the machine instruction further comprises an extension field to be used in designating one or more registers, and wherein the first register field is combined with a first portion of the extension field to designate the first register, the second register field is combined with a second portion of the extension field to designate the second register, and the third register field is combined with a third portion of the extension field to designate the third register.

9. The computer program product of claim 1, wherein the second operand comprises one or more second operand elements, the selected direction is to the left, the data unit comprises a bit, the specified amount to rotate comprises a specified number of bits, and the third operand comprises one or more third operand elements, each third operand element comprising a mask having a plurality of bits, and wherein:

the rotating comprising rotating each element of the second operand to the left by the specified number of bits, wherein each bit shifted out of a leftmost bit position of an element reenters in a rightmost bit position of the element; and

the replacing comprises for each bit in the third operand that is set to one, a value of the corresponding bit of the second operand that has been rotated replaces a value of the corresponding bit in the first operand.

10. The computer program product of claim 1, wherein the machine instruction further comprises a mask field, the mask field comprising an element size control to indicate a size of elements of one or more of the first operand, the second operand and the third operand.

11. A computer system for executing a machine instruction in a central processing unit, the computer system comprising:

a memory; and

a processor in communications with the memory, wherein the computer system is configured to perform a method, said method comprising;

obtaining, by a processor, a machine instruction for execution, the machine instruction being defined for computer execution according to a computer architecture, the machine instruction comprising;

at least one opcode field to provide an opcode, the opcode identifying a Vector Element Rotate And Insert Under Mask operation;

a first register field to be used to designate a first register, the first register comprising a first operand;

a second register field to be used to designate a second register, the second register comprising a second operand;

a third register field to be used to designate a third register, the third register comprising a third operand; and

executing the machine instruction, the executing comprising;

rotating plurality of elements of the second operand in a selected direction by a specified amount to rotate, wherein for each element of the plurality of elements, rotating an element of the plurality of elements comprises rotating one or more individual bits comprising the element, wherein each element of the plurality of elements is rotated independently from each other element of the plurality of elements, wherein the specified amount to rotate is included in a fourth operand of the machine instruction, the fourth operand comprising an unsigned binary integer specifying a number of bits to rotate each element of the second operand, and wherein the method further comprises;

determining whether the unsigned binary integer is greater than a number of bits of an element of a selected operand; and

based on the unsigned binary integer being greater than the number of bits of the element of the selected operand, reducing modulo the unsigned binary integer by the number of bits of the element of the selected operand;

checking the third operand for one or more data units having a particular value; and

based on the third operand having the one or more data units with the particular value, replacing one or more values of corresponding data units in the first operand with one or more values of corresponding data units in the second operand that has been rotated.

12. The computer system of claim 11, wherein the selected direction comprises to the left and the specified amount to be rotated comprises a specified number of bits, and wherein the rotating comprises rotating each element of the second operand to the left by the specified number of bits, wherein each bit shifted out of a leftmost bit position of an element reenters in a rightmost bit position of the element.

13. The computer system of claim 11, wherein the third operand comprises a second plurality of elements, and the second plurality of elements comprises a plurality of masks, and wherein a mask of the plurality of masks includes a plurality of bits, and wherein the one or more data units comprise one or more bits, the particular value comprises a one, and wherein the replacing comprises for each bit in the third operand that is set to one, replacing a value of the corresponding bit in the first operand with a value of the corresponding bit in the second operand that has been rotated.

14. The computer system of claim 11, wherein the second operand comprises a plurality of elements.

15. The computer system of claim 11, wherein the machine instruction further comprises an extension field to be used in designating one or more registers, and wherein the first register field is combined with a first portion of the extension field to designate the first register, the second register field is combined with a second portion of the extension field to designate the second register, and the third register field is combined with a third portion of the extension field to designate the third register.

16. The computer system of claim 11, wherein the second operand comprises one or more second operand elements, the selected direction is to the left, the data unit comprises a bit, the specified amount to rotate comprises a specified number of bits, and the third operand comprises one or more third operand elements, each third operand element comprising a mask having a plurality of bits, and wherein:

the rotating comprising rotating each element of the second operand to the left by the specified number of bits, wherein each bit shifted out of a leftmost bit position of an element reenters in a rightmost bit position of the element; and

the replacing comprises for each bit in the third operand that is set to one, a value of the corresponding bit of the second operand that has been rotated replaces a value of the corresponding bit in the first operand.

17. The computer system of claim 11, wherein the machine instruction further comprises a mask field, the mask field comprising an element size control to indicate a size of elements of one or more of the first operand, the second operand and the third operand.