×

Automatic data bus wire integrity verification device

  • US 9,835,669 B2
  • Filed: 12/19/2014
  • Issued: 12/05/2017
  • Est. Priority Date: 12/19/2014
  • Status: Active Grant
First Claim
Patent Images

1. A device for verifying wire integrity of a bus, comprising:

  • a bus connector configured to connect to a bus comprising a plurality of wires, wherein the bus comprises pin configuration settings and the device is configured to read the pin configuration settings of the bus and verify that the bus is being connected to a valid or proper data concentrator of a multiplicity of data concentrators based on the pin configuration settings;

    measurement circuitry configured to perform a verification test on each wire of the bus, the verification test of each wire comprising;

    connecting a wire under test in a predetermined configuration relative to the other wires for performing the verification test;

    measuring a value of an electrical parameter associated with the wire under test; and

    comparing the value of the measured electrical parameter associated with the wire under test to an expected value of the electrical parameter, the wire under test passing the verification test in response to the measured value of the electrical parameter corresponding substantially to the expected value of the electrical parameter.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×