Sealed packaging for microelectromechanical systems
First Claim
Patent Images
1. An apparatus, comprising:
- a via wafer including a main portion and an elongate arm extending away from the main portion;
a microelectromechanical layer including an oscillating portion, the microelectromechanical layer coupled to the main portion of the via wafer using a central anchor, wherein the central anchor is configured to dispose the microelectromechanical layer away from the via wafer by a gap;
an application specific integrated circuit (ASIC) attached to the elongate arm of the via wafer using a solder interconnect; and
a cap, coupled to the via wafer, configured to enclose the microelectromechanical layer between the cap and the via wafer, wherein the elongate arm is configured to protect the microelectromechanical layer from deformation or stress.
7 Assignments
0 Petitions
Accused Products
Abstract
One example includes an integrated circuit including at least one electrical interconnects disposed on an elongate are extending away from a main portion of the integrated circuit and a microelectromechanical layer including an oscillating portion, the microelectromechanical layer coupled to the main portion of the integrated circuit, wherein the microelectromechanical layer includes a cap comprising a membrane that extends to the integrated circuit.
305 Citations
20 Claims
-
1. An apparatus, comprising:
-
a via wafer including a main portion and an elongate arm extending away from the main portion; a microelectromechanical layer including an oscillating portion, the microelectromechanical layer coupled to the main portion of the via wafer using a central anchor, wherein the central anchor is configured to dispose the microelectromechanical layer away from the via wafer by a gap; an application specific integrated circuit (ASIC) attached to the elongate arm of the via wafer using a solder interconnect; and a cap, coupled to the via wafer, configured to enclose the microelectromechanical layer between the cap and the via wafer, wherein the elongate arm is configured to protect the microelectromechanical layer from deformation or stress. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. An apparatus, comprising:
-
a via wafer including a main portion and an elongate arm extending away from the main portion; a microelectromechanical layer including an oscillating portion, the microelectromechanical layer coupled to the main portion of the via wafer using a central anchor, wherein the central anchor is configured to dispose the microelectromechanical layer away from the via wafer by a gap; an application specific integrated circuit (ASIC) attached to the elongate arm of the via wafer using a solder interconnect; and a cap, coupled to the via wafer, configured to enclose the microelectromechanical layer between the cap and the via wafer, wherein the elongate arm is configured to protect the microelectromechanical layer from deformation or stress, wherein the elongate arm is part of a plurality of elongate arms, wherein for each respective elongate arm on a side of the via wafer, there is an opposing elongate arm on an opposite side of the via wafer. - View Dependent Claims (11, 12, 13, 14, 15, 16, 17)
-
-
18. An apparatus, comprising:
-
a via wafer including a main portion and an elongate arm extending away from the main portion; a microelectromechanical layer including an oscillating portion, the microelectromechanical layer coupled to the main portion of the via wafer using a central anchor, wherein the central anchor is configured to dispose the microelectromechanical layer away from the via wafer by a gap; an application specific integrated circuit (ASIC) attached to the elongate arm of the via wafer using a solder interconnect; and a cap, coupled to the via wafer, configured to enclose the microelectromechanical layer between the cap and the via wafer, wherein the elongate arm is configured to protect the microelectromechanical layer from deformation or stress, wherein the ASIC is coupled to a substrate using a cluster of electrical interconnects centrally disposed between the ASIC and the substrate. - View Dependent Claims (19, 20)
-
Specification