×

Reference voltage generation circuit including resistor arrangements

  • US 9,886,047 B2
  • Filed: 04/26/2016
  • Issued: 02/06/2018
  • Est. Priority Date: 05/01/2015
  • Status: Active Grant
First Claim
Patent Images

1. A reference voltage generation circuit, comprising:

  • an amplifier;

    a first resistor connected between an output terminal of the amplifier and a first input terminal of the amplifier;

    a second resistor connected between the output terminal of the amplifier and a second input terminal of the amplifier;

    a third resistor connected between the second input terminal of the amplifier and a ground terminal;

    a first diode connected between the first input terminal of the amplifier and the ground terminal; and

    a plurality of second diodes connected in parallel with each other between the second input terminal of the amplifier and the ground terminal,wherein one of the first and second resistors includes;

    a first resistor portion;

    a second resistor portion having a temperature response different from a temperature response of the first resistor portion, anda first trimming portion that adjusts resistance values of the first and second resistor portions while keeping a composite resistance value thereof constant, wherein;

    the second resistor portion includes;

    a first resistor element having a first resistance value; and

    a second resistor element having a second resistance value different from the first resistance value,the first resistor portion includes;

    a third resistor element having the first resistance value; and

    a fourth resistor element having the second resistance value, andthe first trimming portion includes;

    a first transistor connected in parallel with the first resistor element;

    a second transistor connected in parallel with the second resistor element;

    a third transistor connected in parallel with the third resistor element; and

    a fourth transistor connected in parallel with the fourth resistor element,wherein, when the first and fourth transistors are ON, the second and third transistors are OFF, and when the first and fourth transistors are OFF the second and third transistors are ON.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×