×

High efficiency voltage mode class D topology

  • US 9,887,677 B2
  • Filed: 09/09/2014
  • Issued: 02/06/2018
  • Est. Priority Date: 09/10/2013
  • Status: Active Grant
First Claim
Patent Images

1. A power amplifier comprising:

  • a pair of transistors connected in series between a voltage source and a ground connection;

    a switch node disposed between a source of a first transistor of the pair of transistors and a drain of a second transistor of the pair of transistors;

    a non-resonant tank circuit connected between the switch node and the ground connection or supply connection or both, the tank circuit having an inductor with an inductance that absorbs an output capacitance of the pair of transistors, and a capacitor connected in series with the inductor and ground, the capacitor having a capacitance to provide DC blocking, wherein the tank circuit enables the power amplifier to operate as a no load buck converter with zero voltage switching; and

    a resonant tuning circuit connected in series between the switch node and a load coupled to the power amplifier;

    wherein the power amplifier is configured to self-commutate the switch node with a necessary dead-time between gate signals applied to the pair of transistors.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×