Address expansion and contraction in a multithreading computer system
First Claim
1. A computer system, comprising:
- a configuration comprising a core configurable between a single thread (ST) mode and a multithreading (MT) mode, the ST mode addressing a primary thread and the MT mode addressing the primary thread and one or more secondary threads on shared resources of the core; and
a multithreading facility configured to control utilization of the configuration to perform a method comprising;
accessing the primary thread in the ST mode using a core address value;
switching from the ST mode to the MT mode;
forming an expanded address value as a shifted core address value by shifting the core address value by an amount based on a requested maximum thread identifier and concatenating the shifted core address value with a thread address value;
accessing the primary thread or one of the one or more secondary threads in the MT mode using the expanded address value;
switching between the MT mode and the ST mode;
selecting the core address value to access the primary thread based on the core being in the ST mode; and
selecting the expanded address value to access the primary thread or one of the one or more secondary threads based on the core being in the MT mode.
1 Assignment
0 Petitions
Accused Products
Abstract
Embodiments relate to address expansion and contraction in a multithreading computer system. According to one aspect, a computer system includes a configuration with a core configurable between a single thread (ST) mode and a multithreading (MT) mode. The ST mode addresses a primary thread and the MT mode addresses the primary thread and one or more secondary threads on shared resources of the core. A multithreading facility is configured to control utilization of the configuration to perform a method that includes accessing the primary thread in the ST mode using a core address value and switching from the ST mode to the MT mode. The primary thread or one of the one or more secondary threads is accessed in the MT mode using an expanded address value, where the expanded address value includes the core address value concatenated with a thread address value.
-
Citations
5 Claims
-
1. A computer system, comprising:
-
a configuration comprising a core configurable between a single thread (ST) mode and a multithreading (MT) mode, the ST mode addressing a primary thread and the MT mode addressing the primary thread and one or more secondary threads on shared resources of the core; and a multithreading facility configured to control utilization of the configuration to perform a method comprising; accessing the primary thread in the ST mode using a core address value; switching from the ST mode to the MT mode; forming an expanded address value as a shifted core address value by shifting the core address value by an amount based on a requested maximum thread identifier and concatenating the shifted core address value with a thread address value; accessing the primary thread or one of the one or more secondary threads in the MT mode using the expanded address value; switching between the MT mode and the ST mode; selecting the core address value to access the primary thread based on the core being in the ST mode; and selecting the expanded address value to access the primary thread or one of the one or more secondary threads based on the core being in the MT mode. - View Dependent Claims (2, 3)
-
-
4. A computer program product for address adjustment in a configuration comprising a core configurable between a single thread (ST) mode and a multithreading (MT) mode, the ST mode addressing a primary thread and the MT mode addressing the primary thread and one or more secondary threads on shared resources of the core, the computer program product comprising:
a computer readable storage medium having program instructions embodied therewith, wherein the computer readable storage medium is not a signal, the program instructions readable by a processing circuit to cause the processing circuit to perform a method comprising; accessing the primary thread in the ST mode using a core address value; switching from the ST mode to the MT mode; forming an expanded address value as a shifted core address value by shifting the core address value by an amount based on a requested maximum thread identifier and concatenating the shifted core address value with a thread address value; accessing the primary thread or one of the one or more secondary threads in the MT mode using the expanded address value; switching between the MT mode and the ST mode; selecting the core address value to access the primary thread based on the core being in the ST mode; and selecting the expanded address value to access the primary thread or one of the one or more secondary threads based on the core being in the MT mode. - View Dependent Claims (5)
Specification