Semiconductor devices with superlattice and punch-through stop (PTS) layers at different depths and related methods
First Claim
1. A semiconductor device comprising:
- a semiconductor substrate;
a plurality of first transistors having a first operating voltage, each first transistor comprising spaced-apart first source and drain regions, a first channel between the first source and drain regions, and a first punch-through stop (PTS) layer in the semiconductor substrate, the first PTS layer being at a first depth below the first channel; and
a plurality of second transistors having a second operating voltage higher than the first operating voltage, each second transistor comprising spaced-apart second source and drain regions, a second channel between the second source and drain regions, and a second PTS layer in the semiconductor substrate, the second PTS layer being at a second depth below the second channel and being greater than the first depth, and also being above a bottom of the second source and drain regions;
the first channel comprising a first superlattice, and the second channel comprising a second superlattice;
wherein the first PTS layer is physically separated from the first channel by a first intervening semiconductor region, and the second PTS layer is physically separated from the second channel by a second intervening semiconductor region.
1 Assignment
0 Petitions
Accused Products
Abstract
A semiconductor device may include a semiconductor substrate and first transistors having a first operating voltage. Each first transistor may include a first channel and a first punch-through stop (PTS) layer in the semiconductor substrate, and the first PTS layer may be at a first depth below the first channel. The semiconductor device may further include second transistors having a second operating voltage higher than the first operating voltage. Each second transistor may include a second channel and a second PTS layer in the semiconductor substrate, and the second PTS layer may be at a second depth below the second channel that is greater than the first depth. Furthermore, the first channel may include a first superlattice, and the second channel may include a second superlattice.
-
Citations
23 Claims
-
1. A semiconductor device comprising:
-
a semiconductor substrate; a plurality of first transistors having a first operating voltage, each first transistor comprising spaced-apart first source and drain regions, a first channel between the first source and drain regions, and a first punch-through stop (PTS) layer in the semiconductor substrate, the first PTS layer being at a first depth below the first channel; and a plurality of second transistors having a second operating voltage higher than the first operating voltage, each second transistor comprising spaced-apart second source and drain regions, a second channel between the second source and drain regions, and a second PTS layer in the semiconductor substrate, the second PTS layer being at a second depth below the second channel and being greater than the first depth, and also being above a bottom of the second source and drain regions; the first channel comprising a first superlattice, and the second channel comprising a second superlattice; wherein the first PTS layer is physically separated from the first channel by a first intervening semiconductor region, and the second PTS layer is physically separated from the second channel by a second intervening semiconductor region. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. A semiconductor device comprising:
-
a semiconductor substrate; a plurality of first transistors having a first operating voltage, each first transistor comprising spaced-apart first source and drain regions, a first channel between the first source and drain regions, and a first punch-through stop (PTS) layer in the semiconductor substrate, the first PTS layer being at a first depth below the first channel; and a plurality of second transistors having a second operating voltage higher than the first operating voltage, each second transistor comprising spaced-apart second source and drain regions, a second channel between the second source and drain regions, and a second PTS layer in the semiconductor substrate, the second PTS layer being at a second depth below the second channel and being greater than the first depth, and also being above a bottom of the second source and drain regions; the first channel comprising a first superlattice, and the second channel comprising a second superlattice; the first and second superlattices each comprising a respective plurality of stacked groups of layers, each group of layers comprising a plurality of stacked base semiconductor monolayers defining a base semiconductor portion, and at least one non-semiconductor monolayer constrained within a crystal lattice of adjacent base semiconductor portions; the plurality of first transistors comprising a plurality of core transistors, and the plurality of second transistors comprising a plurality of input/output transistors; wherein the first PTS layer is physically separated from the first channel by a first intervening semiconductor region, and the second PTS layer is physically separated from the second channel by a second intervening semiconductor region. - View Dependent Claims (11, 12, 13, 14, 15, 16)
-
-
17. A method of making a semiconductor device comprising:
-
forming a plurality of first transistors having a first operating voltage, each first transistor comprising spaced-apart first source and drain regions, a first channel between the first source and drain regions, and a first punch-through stop (PTS) layer in a semiconductor substrate, the first PTS layer being at a first depth below the first channel, and the first channel comprising a first superlattice; and forming a plurality of second transistors having a second operating voltage higher than the first operating voltage, each second transistor comprising spaced-apart second source and drain regions, a second channel between the second source and drain regions, and a second PTS layer in the semiconductor substrate, the second PTS layer being at a second depth below the second channel and being greater than the first depth and also being above a bottom of the second source and drain regions, and the second channel comprising a second superlattice; wherein the first PTS layer is physically separated from the first channel by a first intervening semiconductor region, and the second PTS layer is physically separated from the second channel by a second intervening semiconductor region. - View Dependent Claims (18, 19, 20, 21, 22, 23)
-
Specification