Three phase and polarity encoded serial interface
First Claim
1. A method for encoding data, comprising:
- mapping a first number of bits of data to a sequence of transitions, wherein the sequence of transitions defines a second number of state transitions on a plurality of wires in a communications link; and
transmitting signals on the plurality of wires, wherein the signals are responsive to the sequence of transitions,wherein the first number and the second number have different integer values,wherein each transition encodes a non-integer number of data bits, andwherein the plurality of wires comprise three wires.
1 Assignment
0 Petitions
Accused Products
Abstract
A high speed serial interface is provided. In one aspect, the high speed serial interface uses three phase modulation for jointly encoding data and clock information. Accordingly, the need for de-skewing circuitry at the receiving end of the interface is eliminated, resulting in reduced link start-up time and improved link efficiency and power consumption. In one embodiment, the high speed serial interface uses fewer signal conductors than conventional systems having separate conductors for data and clock information. In another embodiment, the serial interface allows for data to be transmitted at any speed without the receiving end having prior knowledge of the transmission data rate. In another aspect, the high speed serial interface uses polarity encoded three phase modulation for jointly encoding data and clock information. This further increases the link capacity of the serial interface by allowing for more than one bit to be transmitted in any single baud interval.
-
Citations
24 Claims
-
1. A method for encoding data, comprising:
-
mapping a first number of bits of data to a sequence of transitions, wherein the sequence of transitions defines a second number of state transitions on a plurality of wires in a communications link; and transmitting signals on the plurality of wires, wherein the signals are responsive to the sequence of transitions, wherein the first number and the second number have different integer values, wherein each transition encodes a non-integer number of data bits, and wherein the plurality of wires comprise three wires. - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7. An apparatus that encodes data, comprising:
-
a processing system configured to; map a first number of bits of data to a sequence of transitions, wherein the sequence of transitions defines a second number of state transitions on a plurality of wires in a communications link; and transmit signals on the plurality of wires, wherein the signals are responsive to the sequence of transitions, wherein the first number and the second number have different integer values, wherein each transition encodes a non-integer number of data bits, and wherein the plurality of wires comprise three wires. - View Dependent Claims (8, 9, 10, 11, 12)
-
-
13. A method for decoding data, comprising:
-
receiving signals on a plurality of wires in a communications link; determining a sequence of transitions in state of the plurality of wires; and demapping a first number of bits of data from the sequence of transitions, wherein the sequence of transitions includes a second number of state transitions on the plurality of wires, wherein the first number and the second number have different integer values, wherein each transition encodes a non-integer number of data bits, and wherein the plurality of wires comprise three wires. - View Dependent Claims (14, 15, 16, 17, 18)
-
-
19. An apparatus that decodes data, comprising:
-
a processing system configured to; receive signals on a plurality of wires in a communications link; determine a sequence of transitions in state of the plurality of wires; and demap a first number of bits of data from the sequence of transitions, wherein the sequence of transitions includes a second number of state transitions on the plurality of wires, wherein the first number and the second number have different integer values, wherein each transition encodes a non-integer number of data bits, and wherein the plurality of wires comprise three wires. - View Dependent Claims (20, 21, 22, 23, 24)
-
Specification