High speed tri-level input power converter gate driver
First Claim
1. A control circuit comprising:
- a first buffer powered by a supply voltage and a reference voltage, wherein the first buffer buffers a first input on a first output;
a second buffer powered by the reference voltage and a ground voltage, wherein the second buffer buffers a second input on a second output;
a first level shifter, wherein the first level shifter shifts the first output to a voltage range; and
a second level shifter, wherein the second level shifter shifts the second output to the voltage range;
wherein the voltage range is larger than a delta between the supply voltage and the reference voltage; and
wherein the reference voltage is greater than one quarter of the supply voltage and less than three quarters of the supply voltage.
2 Assignments
0 Petitions
Accused Products
Abstract
Various methods and devices that involve electronic circuits are disclosed. A disclosed method includes buffering an input signal using a first buffer. The first buffer is powered by a supply voltage and a reference voltage. The method also includes buffering the input signal using a second buffer. The second buffer is powered by the reference voltage and a ground voltage. The method also includes level shifting a first buffer output signal of the first buffer to a voltage range using a first level shifter, and level shifting a second buffer output signal of the second buffer to the voltage range using a second level shifter. The voltage range is larger than a delta between the supply voltage and the reference voltage. The reference voltage is greater than one quarter of the supply voltage and less than three quarters of the supply voltage.
14 Citations
17 Claims
-
1. A control circuit comprising:
-
a first buffer powered by a supply voltage and a reference voltage, wherein the first buffer buffers a first input on a first output; a second buffer powered by the reference voltage and a ground voltage, wherein the second buffer buffers a second input on a second output; a first level shifter, wherein the first level shifter shifts the first output to a voltage range; and a second level shifter, wherein the second level shifter shifts the second output to the voltage range; wherein the voltage range is larger than a delta between the supply voltage and the reference voltage; and wherein the reference voltage is greater than one quarter of the supply voltage and less than three quarters of the supply voltage. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. A power converter comprising:
-
a control loop that regulates an output of the power converter using a switching circuit, wherein the switching circuit is coupled between an input side of the power converter and a load side of the power converter; a first buffer powered by a supply voltage and a reference voltage, wherein the first buffer buffers a first input on a first output; a second buffer powered by the reference voltage and a ground voltage, wherein the second buffer buffers a second input on a second output; a first level shifter, wherein the first level shifter shifts the first output to a voltage range; and a second level shifter, wherein the second level shifter shifts the second output to the voltage range; wherein the first level shifter and the second level shifter are on the control loop; wherein the voltage range is larger than a delta between the supply voltage and the reference voltage; and wherein the reference voltage is greater than one quarter of the supply voltage and less than three quarters of the supply voltage. - View Dependent Claims (9, 10, 11, 12, 13, 14)
-
-
15. A method comprising:
-
buffering an input signal using a first buffer, wherein the first buffer is powered by a supply voltage and a reference voltage; buffering the input signal using a second buffer, wherein the second buffer is powered by the reference voltage and a ground voltage; level shifting a first buffer output signal of the first buffer to a voltage range using a first level shifter; and level shifting a second buffer output signal of the second buffer to the voltage range using a second level shifter; wherein the voltage range is larger than a delta between the supply voltage and the reference voltage; and wherein the reference voltage is greater than one quarter of the supply voltage and less than three quarters of the supply voltage. - View Dependent Claims (16, 17)
-
Specification