Memory with output control
First Claim
1. A flash memory device comprising:
- a flash memory comprising a plurality of erasable blocks, each erasable block comprising a plurality of pages, each page comprising a plurality of flash memory cells;
a clock input port configured to receive a clock signal;
at least one common data interface configured to transfer command data, address data, input data and output data, wherein at least one of command data, address data, input data and output data is transferred in synchronization with both rising and falling edges of the clock signal when the flash memory device is in a double data rate configuration;
a control input port configured to receive a control signal, wherein a transition of the control signal from an inactive state to an active state indicates a beginning of command data being received at the at least one common data interface;
a control circuitry configured to execute a page program operation to store the input data on a selected page, and to execute a read operation to retrieve the output data from the flash memory cells in accordance to the command data and address data received at the at least one common data interface; and
a status register configured to indicate a status of the flash memory device.
3 Assignments
0 Petitions
Accused Products
Abstract
An apparatus, system, and method for controlling data transfer to an output port of a serial data link interface in a semiconductor memory is disclosed. In one example, a flash memory device may have multiple serial data links, multiple memory banks and control input ports that enable the memory device to transfer the serial data to a serial data output port of the memory device. In another example, a flash memory device may have a single serial data link, a single memory bank, a serial data input port, a control input port for receiving output enable signals. The flash memory devices may be cascaded in a daisy-chain configuration using echo signal lines to serially communicate between memory devices.
13 Citations
21 Claims
-
1. A flash memory device comprising:
-
a flash memory comprising a plurality of erasable blocks, each erasable block comprising a plurality of pages, each page comprising a plurality of flash memory cells; a clock input port configured to receive a clock signal; at least one common data interface configured to transfer command data, address data, input data and output data, wherein at least one of command data, address data, input data and output data is transferred in synchronization with both rising and falling edges of the clock signal when the flash memory device is in a double data rate configuration; a control input port configured to receive a control signal, wherein a transition of the control signal from an inactive state to an active state indicates a beginning of command data being received at the at least one common data interface; a control circuitry configured to execute a page program operation to store the input data on a selected page, and to execute a read operation to retrieve the output data from the flash memory cells in accordance to the command data and address data received at the at least one common data interface; and a status register configured to indicate a status of the flash memory device. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16)
-
-
17. A method of operating a flash memory device, the flash memory device comprising a clock input port, a control input port, at least one common data interface, a control circuitry, a status register, and a plurality of flash memory arrays, each flash memory array comprising a plurality of erasable blocks, each erasable block comprising a plurality of pages, each page comprising a plurality of flash memory cells, the method comprising:
-
providing a clock signal to the clock input port; transferring command data, address data, input data and output data to and from the at least one common data interface, wherein at least one of command data, address data, input data and output data is transferred in synchronization with both rising and falling edges of the clock signal when the flash memory device is in a double data rate configuration; providing a control signal to the control input port, wherein a first transition of the control signal from an inactive state to an active state indicates a beginning of command data being provided at the at least one common data interface; providing a page program command to the control circuitry to perform a page program operation to store the input data on a selected page of the flash memory device; providing a read command to retrieve the output data from the flash memory cells; and providing a read status command to access the status register and determine a status of the flash memory device. - View Dependent Claims (18, 19, 20, 21)
-
Specification