Wafer backside interconnect structure connected to TSVs
First Claim
Patent Images
1. A method for forming an integrated circuit structure, the method comprising:
- forming a conductive via in a semiconductor substrate having an active device at a front surface, the semiconductor substrate further having a back surface opposite the front surface;
exposing the conductive via at the back surface of the semiconductor substrate by reducing a thickness of the semiconductor substrate;
after exposing the conductive via at the back surface of the semiconductor substrate, patterning an opening extending from the back surface of the semiconductor substrate into the semiconductor substrate;
forming a first metal feature in the opening and contacting the conductive via; and
forming a bump overlying and electrically connected to the first metal feature relative the back surface of the semiconductor substrate.
1 Assignment
0 Petitions
Accused Products
Abstract
An integrated circuit structure includes a semiconductor substrate having a front surface and a back surface; a conductive via passing through the semiconductor substrate; and a metal feature on the back surface of the semiconductor substrate. The metal feature includes a metal pad overlying and contacting the conductive via, and a metal line over the conductive via. The metal line includes a dual damascene structure. The integrated circuit structure further includes a bump overlying the metal line.
-
Citations
20 Claims
-
1. A method for forming an integrated circuit structure, the method comprising:
-
forming a conductive via in a semiconductor substrate having an active device at a front surface, the semiconductor substrate further having a back surface opposite the front surface; exposing the conductive via at the back surface of the semiconductor substrate by reducing a thickness of the semiconductor substrate; after exposing the conductive via at the back surface of the semiconductor substrate, patterning an opening extending from the back surface of the semiconductor substrate into the semiconductor substrate; forming a first metal feature in the opening and contacting the conductive via; and forming a bump overlying and electrically connected to the first metal feature relative the back surface of the semiconductor substrate. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A method comprising:
-
planarizing a semiconductor substrate to expose a conductive via extending from a front surface of the semiconductor substrate to a back surface of the semiconductor substrate, wherein an active device is disposed at the front surface of the semiconductor substrate; after exposing the conductive via, etching a trench opening in a semiconductor substrate, wherein the conductive via extends from the trench opening to the front surface of the semiconductor substrate; depositing a first dielectric liner along sidewalls and a bottom surface of the trench opening; depositing a conductive barrier layer over the first dielectric liner in the trench opening; and forming a conductive line in the trench opening over the conductive barrier layer and electrically connected to the conductive via. - View Dependent Claims (10, 11, 12, 13, 14, 15)
-
-
16. A method comprising:
-
exposing a conductive via at a back side of a semiconductor substrate, the conductive via extending from the back side of the semiconductor substrate to a front side of the semiconductor substrate, an active device is disposed at the front side of the semiconductor substrate; after exposing the conductive via, etching a trench opening in the semiconductor substrate, etching the trench opening comprises; etching the conductive via to define a first opening extending form the back side of the semiconductor substrate into the semiconductor substrate; and etching the semiconductor substrate to widen the first opening and define the trench opening; forming a conductive line in the trench opening and electrically connected to the conductive via; and forming a solder region electrically connected to the conductive line. - View Dependent Claims (17, 18, 19, 20)
-
Specification