Vector signaling with reduced receiver complexity
First Claim
Patent Images
1. An apparatus comprising:
- an arithmetic unit connected to a plurality of wires of a multi-wire bus comprising four wires, the arithmetic unit comprising at least first and second averaging units connected to first and second pairs of wires of the multi-wire bus, respectively, the first and second pairs of wires being disjoint, the first and second pairs of wires carrying permutations of base vectors (1,0) and (0,−
1), respectively, the first and second averaging units configured to generate first and second common mode values respectively based on averages of the base vectors carried by the first and second pairs of wires, respectively; and
a comparator unit comprising a two-input comparator configured to receive the first and second common mode values from the arithmetic unit, and to responsively form a binary output representing a common mode difference between the received first and second common mode values, the binary output used at least in part in determining a set of output bits.
1 Assignment
0 Petitions
Accused Products
Abstract
Methods and apparatuses are described to determine subsets of vector signaling codes capable of detection by smaller sets of comparators than required to detect the full code. The resulting lower receiver complexity allows systems utilizing such subset codes to be less complex and require less power.
421 Citations
10 Claims
-
1. An apparatus comprising:
-
an arithmetic unit connected to a plurality of wires of a multi-wire bus comprising four wires, the arithmetic unit comprising at least first and second averaging units connected to first and second pairs of wires of the multi-wire bus, respectively, the first and second pairs of wires being disjoint, the first and second pairs of wires carrying permutations of base vectors (1,0) and (0,−
1), respectively, the first and second averaging units configured to generate first and second common mode values respectively based on averages of the base vectors carried by the first and second pairs of wires, respectively; anda comparator unit comprising a two-input comparator configured to receive the first and second common mode values from the arithmetic unit, and to responsively form a binary output representing a common mode difference between the received first and second common mode values, the binary output used at least in part in determining a set of output bits. - View Dependent Claims (2, 3, 4, 5)
-
-
6. A method comprising:
-
receiving a plurality of signals via wires of a multi-wire bus comprising four wires; generating first and second common mode values using first and second averaging units, the first and second averaging units receiving permutations of base vectors (1,0) and (0,−
1) on the first and second pairs of wires of the multi-wire bus, respectively, the first and second pairs of wires being disjoint, the first and common mode values corresponding to averages of the base vectors carried by the first and second pairs of wires, respectively; andforming a binary output at a comparator unit comprising a two-input comparator, the comparator unit receiving the first and second common mode values from the first and second averaging units, the binary output representing common mode difference between the received first and second common mode values, the binary output used at least in part in determining a set of output bits. - View Dependent Claims (7, 8, 9, 10)
-
Specification