10-transistor non-volatile static random-access memory using a single non-volatile memory element and method of operation thereof
First Claim
1. A memory comprising:
- an array of non-volatile Static Random Access Memory (nvSRAM) cells, each nvSRAM cell comprising;
a volatile charge storage circuit; and
a non-volatile charge storage circuit comprising a non-volatile memory (NVM) element, a first transistor coupled to the NVM element through which data is coupled to the volatile charge storage circuit, a second transistor coupled to the NVM element through which a complement of the data is coupled to the volatile charge storage circuit and a third transistor through which the NVM element is coupled to a first positive voltage supply line (VCCT);
a fourth transistor coupled between a negative voltage supply line (VSSI) in the volatile charge storage circuit and a negative voltage supply (VSS); and
a processing element configured to issue control signals to each of the nvSRAM cells to execute a STORE operation and a RECALL operation, the control signals including a signal to the fourth transistor to electrically disconnect the VSSI from the VSS during the RECALL operation.
5 Assignments
0 Petitions
Accused Products
Abstract
A memory including an array of nvRAM cells and method of operating the same, where each nvRAM cell includes a volatile charge storage circuit, and a nonvolatile charge storage circuit including a solitary non-volatile memory (NVM) device, a first transistor coupled to the NVM device through which data is coupled to the volatile charge storage circuit, a second transistor coupled to the NVM device through which a compliment of the data is coupled to the volatile charge storage circuit and a third transistor through which the NVM device is coupled to a positive voltage supply line (VCCT). In one embodiment, the first transistor is coupled to a first node of the NVM device, the second transistor is coupled to a second node of the NVM device and the third transistor is coupled between the first node and VCCT. Other embodiments are also disclosed.
27 Citations
19 Claims
-
1. A memory comprising:
-
an array of non-volatile Static Random Access Memory (nvSRAM) cells, each nvSRAM cell comprising; a volatile charge storage circuit; and a non-volatile charge storage circuit comprising a non-volatile memory (NVM) element, a first transistor coupled to the NVM element through which data is coupled to the volatile charge storage circuit, a second transistor coupled to the NVM element through which a complement of the data is coupled to the volatile charge storage circuit and a third transistor through which the NVM element is coupled to a first positive voltage supply line (VCCT); a fourth transistor coupled between a negative voltage supply line (VSSI) in the volatile charge storage circuit and a negative voltage supply (VSS); and a processing element configured to issue control signals to each of the nvSRAM cells to execute a STORE operation and a RECALL operation, the control signals including a signal to the fourth transistor to electrically disconnect the VSSI from the VSS during the RECALL operation. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. A memory comprising:
-
an array of non-volatile Static Random Access Memory (nvSRAM) cells, each nvSRAM cell comprising; a volatile charge storage circuit; and a non-volatile charge storage circuit comprising exactly one non-volatile memory (NVM) element, a first transistor through which a data true node (dt) in the volatile charge storage circuit is coupled to a first node of the NVM element, a second transistor through which a data complement node (dc) in the volatile charge storage circuit is coupled to the first node of the NVM element, and a third transistor through which a second node of the NVM element is coupled to a first positive voltage supply line (VCCT); a fourth transistor coupled between a negative voltage supply line (VSSI) in the volatile charge storage circuit and a negative voltage supply (VSS); and a processing element configured to issue control signals to each of the nvSRAM cells to execute a STORE operation and a RECALL operation, wherein the control signals the processing element is configured to issue during the RECALL operation include a signal to the fourth transistor to electrically disconnect the VSSI from the VSS. - View Dependent Claims (9, 10, 11, 12, 13)
-
-
14. A memory comprising:
-
an array of non-volatile Static Random Access Memory (nvSRAM) cells, each nvSRAM cell comprising; a volatile charge storage circuit; and a non-volatile charge storage circuit comprising a non-volatile memory (NVM) element, a first transistor coupled to the NVM element through which data is coupled to the volatile charge storage circuit, a second transistor coupled to the NVM element through which a complement of the data is coupled to the volatile charge storage circuit and a third transistor through which the NVM element is coupled to a first positive voltage supply line (VCCT); and a processing element configured to issue control signals to each of the nvSRAM cells execute a STORE operation, wherein during a normal program phase of the STORE operation in which the first transistor is ON and the second and third transistors are OFF, the processing element is configured to issue control signals including a plurality program pulses applied to a gate node of the NVM element, each program pulse having a pulse width substantially equal to a time between program pulses. - View Dependent Claims (15, 16, 17, 18, 19)
-
Specification