Flash memory device of capable of sensing a threshold voltage of memory cells on a page mode of operation
First Claim
1. A method for determining data stored by a memory cell having a select gate coupled to a wordline, a first electrode coupled to a bitline, and a second electrode coupled to a conductor, comprising the steps of:
- floating the bitline;
applying a first voltage to the wordline;
applying a second voltage to the conductor such that the bitline is set to a third voltage that is equal to the first voltage minus a threshold voltage of the memory cell; and
sensing the third voltage to determine the data stored by the memory cell.
0 Assignments
0 Petitions
Accused Products
Abstract
A method for determining data stored by a memory cell. The memory cell has a select gate coupled to a wordline, a first electrode coupled to a bitline, and a second electrode coupled to a conductor. The method comprises: floating the bitline; applying a first voltage to the wordline; applying a second voltage to the conductor such that the bitline is set to a third voltage that is equal to the first voltage minus a threshold voltage of the memory cell; and sensing the third voltage to determine the data stored by the memory cell.
25 Citations
18 Claims
-
1. A method for determining data stored by a memory cell having a select gate coupled to a wordline, a first electrode coupled to a bitline, and a second electrode coupled to a conductor, comprising the steps of:
-
floating the bitline;
applying a first voltage to the wordline;
applying a second voltage to the conductor such that the bitline is set to a third voltage that is equal to the first voltage minus a threshold voltage of the memory cell; and
sensing the third voltage to determine the data stored by the memory cell. - View Dependent Claims (2, 3)
-
-
4. A method for simultaneously determining data stored by a plurality of memory cells each having a select gate coupled to a wordline, a first electrode coupled to one of a plurality of bitlines, and a second electrode coupled to a conductor, comprising the steps of:
-
floating the plurality of bitlines;
applying a first voltage to the wordline;
applying a second voltage to the conductor such that the plurality of bitlines is set to a plurality of third voltages, wherein one of the plurality of third voltages is equal to the first voltage minus a threshold voltage of one of the plurality of memory cells; and
sensing the plurality of third voltages to determine the data stored by the plurality of memory cells. - View Dependent Claims (5, 6, 7)
-
-
8. A method for determining data stored by a memory cell having an adjustable threshold voltage, a select gate coupled to a wordline, a first electrode coupled to a bitline, and a second electrode coupled to a conductor, comprising the steps of:
-
floating the bitline;
applying a first voltage to the wordline;
applying a second voltage to the conductor such that the bitline is set to a third voltage;
determining the adjustable threshold voltage of the memory cell based on the third voltage; and
determining the data stored in the memory cell based on the adjustable threshold voltage of the memory cell.
-
-
9. A memory device comprising:
-
a memory array having data stored in a memory cell, the memory cell having a select gate coupled to a wordline, a first electrode coupled to a bitline, and a second electrode coupled to a conductor; and
a periphery circuit coupled to the memory array, the periphery circuit transmitting a first voltage to the wordline and transmitting a second voltage to the conductor such that the bitline is set to a third voltage that is equal to the first voltage minus a threshold voltage of the memory cell, wherein the periphery circuit senses the third voltage to determine the data stored by the memory cell. - View Dependent Claims (10, 11, 12, 13, 14, 15)
-
-
16. A memory device comprising:
-
a memory array having data stored in a plurality of memory cells, the plurality of memory cells each having a select gate coupled to a wordline, a first electrode coupled to one of a plurality of bitlines, and a second electrode coupled to a conductor; and
a periphery circuit coupled to the memory array, the periphery circuit transmitting a first voltage to the wordline and transmitting a second voltage to the conductor such that the plurality of bitlines is set to a plurality of third voltages, wherein one of the plurality of third voltages is equal to the first voltage minus a threshold voltage of one of the plurality of memory cells, and wherein the periphery circuit simultaneously senses the plurality of third voltages to determine the data stored by the memory array.
-
-
17. A memory device comprising:
-
a memory array having data stored in a memory cell having an adjustable threshold voltage; and
a periphery circuit coupled to the memory array, the periphery circuit transmitting a plurality of voltages comprising a first voltage and a second voltage to the memory cell and sensing the adjustable threshold voltage of the memory cell to determine the data stored by the memory cell by sensing a third voltage, the third voltage being equal to the first voltage minus a threshold voltage of the memory cell.
-
-
18. A memory device comprising:
-
means having an adjustable threshold voltage for storing data; and
means coupled to the storing means for transmitting a first voltage and a second voltage to the storing means and for determining the data stored in the storing means by sensing the adjustable threshold voltage by sensing a third voltage, the third voltage being equal to the first voltage minus a threshold voltage of the storing means.
-
Specification