×

Power transmission system including power transmitter and power receiver

  • US 10,418,823 B2
  • Filed: 05/12/2017
  • Issued: 09/17/2019
  • Est. Priority Date: 05/27/2016
  • Status: Active Grant
First Claim
Patent Images

1. A system comprising:

  • one or more power transmitters, each of which includes a modulator and is connected to a power supply;

    a plurality of power receivers, each of which includes a demodulator and is connected to a corresponding one of a plurality of loads;

    one or more power transmission lines, through which the one or more power transmitters are connected with the plurality of power receivers; and

    a controller that;

    (A) acquires information on optimum power for maximizing transmission efficiency in the one or more power transmission lines, and information on a plurality of power demands respectively requested by the plurality of loads,(B) routes, based on the information on the optimum power, transmission power from the one or more power transmitters to at least one selected from the plurality of power receivers, the transmission power being equal to or smaller than the optimum power,(C) when a total of the plurality of power demands is larger than the optimum power, requests that another controller controls supplementary power to be supplied from another power supply to the one or more power transmission lines, and(D) when the total of the plurality of power demands is smaller than the optimum power, notifies the other controller that surplus power of the one or more power transmitters is available,wherein the modulator determines whether or not to reverse a direction of a current of at least part of power from the power supply according to whether each bit of a modulation code sequence is a first value or a second value; and

    the demodulator, which is included in the selected at least one of the plurality of power receivers, determines whether or not to reverse a direction of a current of at least part of the routed transmission power according to whether each bit of a demodulation code sequence is the first value or the second value.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×