Radio frequency signal router

• US 10,454,847 B2
• Filed: 10/24/2017
• Issued: 10/22/2019
• Est. Priority Date: 04/16/2012
• Status: Active Grant

• Current Assignee: Evertz Microsystems Ltd. (Evertz Technologies Limited)
• Original Assignee: Evertz Microsystems Ltd. (Evertz Technologies Limited)
• Inventors: Baldor, Daniel
• Primary Examiner(s): Musa, Abdelnabi O
• Application Number:
  US15/791,496
• Publication Number:
  US 20180091443A1
• Time in Patent Office: 728 Days
• CPC Class Codes: H04L 45/60 Router architectures
• CPC Class Codes: H04L 49/15 Interconnection of switching modules
• CPC Class Codes: H04L 49/1515 Non-blocking multistage, e.g. Clos
• CPC Class Codes: H04L 49/1523 Parallel switch fabric planes
• CPC Class Codes: H04L 49/552 by ensuring the integrity of packets received through redundant connections

Abstract

A RF router for routing n input signals to m destinations, where the router comprises a backplane coupled to a plurality of RF input terminals, a plurality of RF output terminals, a plurality of splitters and a plurality of connectors. The backplane is also coupled to a controller and a plurality of connectors for receiving a plurality of switching matrices. The RF router comprises a plurality of u×v input switch matrices, a plurality of p×q intermediate switch matrices and a plurality of r×s output switch matrices, where at least one of the plurality of u×v input switch matrices, the plurality of p×q intermediate switch matrices and the plurality of r×s output switch matrices are redundant.

Claims

1. A radio frequency (RF) router comprising:

a plurality of RF input terminals, wherein each RF input terminal is configured to receive an input RF signal;

a plurality of u×

v input switch matrices coupled to the plurality of RF input terminals, each of the plurality of u×

v input switch matrices having u inputs and v outputs;

a plurality of p×

q intermediate switch matrices, each of the plurality of p×

q intermediate switch matrices having p inputs and q outputs, wherein inputs of each p×

q intermediate switch matrices are coupled to outputs of the u×

v input switch matrices such that each input of each p×

q intermediate switch matrix is coupled to exactly one output of the plurality of u×

v input switch matrices; and

a plurality of r×

s output switch matrices, each of the plurality of r×

s output switch matrices having r inputs and s outputs, wherein inputs of each r×

s output switch matrix are coupled to outputs of the p×

q intermediate switch matrices such that each input of each r×

s output switch matrix is coupled to exactly one output of the plurality of p×

q intermediate switch matrices,

wherein at least one of the plurality of u×

v input switch matrices, at least one of the plurality of p×

q intermediate switch matrices and at least one of the plurality of output switch matrices are redundant.

2. The RF router of claim 1, wherein the inputs of each p×

q intermediate switch matrix are coupled to different u×

v input switch matrices.

3. The RF router of claim 1, wherein the inputs of each r×

s output switch matrix are coupled to different p×

q intermediate switch matrices.

4. The RF router of claim 1, wherein the RF router has at least 64 RF input terminals.

5. The RF router of claim 4, wherein the RF router has at least 64 RF output terminals.

6. The RF router of claim 5, wherein when the RF router has 64 RF input terminals and 64 RF output terminals, the RF router comprises 16 u×

v input switch matrices, 16 p×

q intermediate switch matrices and 16 r×

s output switch matrices, wherein the plurality of u×

v input switch matrices, the plurality of p×

q intermediate switch matrices and the plurality of r×

s output switch matrices are 8×

8 switch matrices.

7. The RF router of claim 5, wherein when the RF router has 64 RF input terminal and 128 RF output terminals, the RF router comprises 16 u×

v input switch matrices, 16 p×

q intermediate switch matrices and 32 r×

s output switch matrices, wherein the plurality of u×

v input switch matrices and the plurality of r×

s output switch matrices are 8×

8 switch matrices, and the plurality of p×

q intermediate switch matrices are 8×

16 switch matrices.

8. The RF router of claim 4, wherein when the RF router has 128 RF input terminals and 128 RF output terminals, the RF router comprises 32 u×

v input switch matrices, 16 p×

q intermediate switch matrices and 32 r×

s output switch matrices, wherein the plurality of u×

v input switch matrices and the plurality of r×

s output switch matrices are 8×

8 switch matrices, and the plurality of p×

q intermediate switch matrices are 16×

16 switch matrices.

9. The RF router of claim 1, wherein each RF input terminal has an external signal impedance and wherein the RF router has an internal signal impedance, and wherein the RF router further comprises an impedance matching stage coupled between each RF input terminal and a corresponding splitter, wherein the impedance matching stage matches the external signal impedance to the corresponding RF input terminal and the internal signal impedance to the corresponding splitter.

10. The RF router of claim 1, wherein at least some r×

s output switch matrices comprise an automatic gain control stage, wherein each automatic gain control stage operates to adjust the gain of an incoming signal.

11. The RF router of claim 10, wherein at least some r×

s output switch matrices comprise an equalization stage coupled to the automatic gain control stage, wherein each of the equalization stage is configurable to equalize the incoming RF signal.

12. The RF router of claim 1, wherein at least some of the u×

v input switch matrix comprise an equalization stage to equalize the input RF signal.

13. The RF router of claim 1, wherein at least some p×

q intermediate switch matrices comprise an equalization stage for equalizing an incoming RF signal.

14. The RF router of claim 1, further comprising a plurality of connectors for receiving the plurality of u×

v input switch matrices, the plurality of p×

q intermediate switch matrices and the plurality of r×

s output switch matrices, wherein each connector is a self-terminating connector configured to close opposing pins of the connector to provide an impedance in an unconnected mode.

15. The RF router of claim 1, wherein at least one input switch matrix, at least one p×

q intermediate switch matrix and at least one r×

s output switch matrix comprise a sensor configured to detect removal of the u×

v input switch matrices, p×

q intermediate switch matrices and r×

s output switch matrices from the plurality of connectors.

16. The RF router of claim 15, wherein at least one input switch matrix, at least one p×

q intermediate switch matrix and at least one r×

s output switch matrix comprise a module ejector and wherein the sensor is configured to detect whether the module ejector is in an open or close state to detect removal of the u×

v input switch matrices, p×

q intermediate switch matrices and r×

s output switch matrices to the plurality of connectors.

17. The RF router of claim 16, wherein the sensor is a capacitive sensor.

18. The RF router of claim 1, wherein at least one input switch matrix, at least one p×

q intermediate switch matrix and at least one r×

s output switch matrix comprise a sensor configured to detect insertion of the u×

v input switch matrices, p×

q intermediate switch matrices and r×

s output switch matrices to the plurality of connectors.

19. The RF router of claim 1, wherein the input RF terminals and the output RF terminals comprise a BNC connector.