Dual-column-parallel CCD sensor and inspection systems using a sensor
First Claim
1. An image sensor including:
- first and second pixels respectively configured to generate first and second image charges according to one or more pixel control signals; and
a readout circuit comprising;
first and second transfer gates configured to receive the first and second image charges from the first and second pixels, respectively;
third and fourth transfer gates configured to receive the first and second image charges from the first and second transfer gates, respectively;
a summing gate coupled to the third and fourth transfer gates; and
an output circuit coupled to the summing gate,wherein the first and fourth transfer gates are coupled and the second and third transfer gates are coupled such that a first transfer gate control signal applied to the first transfer gate is substantially simultaneously applied to the fourth transfer gate, and such that a second transfer gate control signal applied to the second transfer gate is substantially simultaneously applied to the third transfer gate, andwherein the summing gate is configured to receive the first image charge from the third transfer gate during a first time period and to subsequently transfer the first image charge to the output circuit in accordance with a summing gate control signal, and the summing gate is further configured to receive the second image charge from the fourth transfer gate during ad second time period and to subsequently transfer the second image charge to the output circuit in accordance with the summing gate control signal.
1 Assignment
0 Petitions
Accused Products
Abstract
A dual-column-parallel image CCD sensor utilizes a dual-column-parallel readout circuit including two pairs of cross-connected transfer gates to alternately transfer pixel data (charges) from a pair of adjacent pixel columns to a shared output circuit at high speed with low noise. Charges transferred along the two adjacent pixel columns at a line clock rate are alternately passed by the transfer gates to a summing gate that is operated at twice the line clock rate to pass the image charges to the shared output circuit. A symmetrical Y-shaped diffusion is utilized in one embodiment to merge the image charges from the two pixel columns. A method of driving the dual-column-parallel CCD sensor with line clock synchronization is also described. A method of inspecting a sample using the dual-column-parallel CCD sensor is also described.
270 Citations
15 Claims
-
1. An image sensor including:
-
first and second pixels respectively configured to generate first and second image charges according to one or more pixel control signals; and a readout circuit comprising; first and second transfer gates configured to receive the first and second image charges from the first and second pixels, respectively; third and fourth transfer gates configured to receive the first and second image charges from the first and second transfer gates, respectively; a summing gate coupled to the third and fourth transfer gates; and an output circuit coupled to the summing gate, wherein the first and fourth transfer gates are coupled and the second and third transfer gates are coupled such that a first transfer gate control signal applied to the first transfer gate is substantially simultaneously applied to the fourth transfer gate, and such that a second transfer gate control signal applied to the second transfer gate is substantially simultaneously applied to the third transfer gate, and wherein the summing gate is configured to receive the first image charge from the third transfer gate during a first time period and to subsequently transfer the first image charge to the output circuit in accordance with a summing gate control signal, and the summing gate is further configured to receive the second image charge from the fourth transfer gate during ad second time period and to subsequently transfer the second image charge to the output circuit in accordance with the summing gate control signal. - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7. An image sensor comprising:
-
a semiconductor substrate; a Y-shaped buried diffusion formed in the substrate and including parallel first and second elongated portions connected to a third elongated portion by way of a V-shaped merge section; a plurality of pixel gate structures respectively formed over the first and second elongated portions; first and second transfer gate structures respectively formed over the first and second elongated portions and disposed between the pixel gate structures and the V-shaped merge section; third and fourth transfer gate structures respectively formed over the first and second elongated portions and respectively disposed between the first and second transfer gate structures and the V-shaped merge section; a summing gate structure formed over the V-shaped merge section; and an output circuit coupled to the third elongated portion, wherein the first and fourth transfer gate structures are coupled such that a first control signal applied to the first transfer gate structure is substantially simultaneously applied to the fourth transfer gate structure, and wherein the second and third transfer gate structures are coupled such that a second control signal applied to the second transfer gate structure is substantially simultaneously applied to the third transfer gate structure. - View Dependent Claims (8, 9, 10, 11, 12, 13, 14, 15)
-
Specification