Structure and formation method of semiconductor device with hybrid fins
First Claim
1. A semiconductor device structure, comprising:
- a semiconductor substrate;
an isolation structure over the semiconductor substrate;
a first fin structure over the semiconductor substrate and surrounded by the isolation structure;
a stack of nanostructures over the first fin structure, wherein the nanostructures are separated from each other;
a second fin structure over the semiconductor substrate, wherein the second fin structure has an embedded portion surrounded by the isolation structure and a protruding portion over the isolation structure, and the embedded portion is separated from the protruding portion by a distance; and
a metal gate stack over the nanostructures, wherein the metal gate stack comprises a gate dielectric layer and a work function layer, and the work function layer is prevented from being between a bottom of the nanostructures and the first fin structure by the gate dielectric layer.
1 Assignment
0 Petitions
Accused Products
Abstract
A structure and a formation method of a semiconductor device are provided. The semiconductor device structure includes a semiconductor substrate and an isolation structure over the semiconductor substrate. The semiconductor device structure also includes a first fin structure over the semiconductor substrate and surrounded by the isolation structure and a stack of nanostructures over the first fin structure. The nanostructures are separated from each other. The semiconductor device structure further includes a second fin structure over the semiconductor substrate. The second fin structure has an embedded portion surrounded by the isolation structure and a protruding portion over the isolation structure. The embedded portion is separated from the protruding portion by a distance.
-
Citations
20 Claims
-
1. A semiconductor device structure, comprising:
-
a semiconductor substrate; an isolation structure over the semiconductor substrate; a first fin structure over the semiconductor substrate and surrounded by the isolation structure; a stack of nanostructures over the first fin structure, wherein the nanostructures are separated from each other; a second fin structure over the semiconductor substrate, wherein the second fin structure has an embedded portion surrounded by the isolation structure and a protruding portion over the isolation structure, and the embedded portion is separated from the protruding portion by a distance; and a metal gate stack over the nanostructures, wherein the metal gate stack comprises a gate dielectric layer and a work function layer, and the work function layer is prevented from being between a bottom of the nanostructures and the first fin structure by the gate dielectric layer. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 13)
-
-
10. A semiconductor device structure, comprising:
-
a semiconductor substrate; a stack of nanostructures, wherein the nanostructures are separated from each other; a fin structure over the semiconductor substrate, wherein a top of the fin structure is at a higher height level than a top of the nanostructures; and a metal gate stack wrapping around each of the nanostructures and extending across the fin structure, wherein the metal gate stack comprises a gate dielectric layer and a work function layer, and the work function layer is prevented from being between a bottom of the nanostructures and the semiconductor substrate by the gate dielectric layer. - View Dependent Claims (11, 12, 14, 15)
-
-
16. A semiconductor device structure, comprising:
-
a semiconductor substrate; a stack of nanostructures suspended over the semiconductor substrate, wherein the nanostructures are separated from each other; a semiconductor structure suspended over the semiconductor substrate, wherein the semiconductor structure is longer than each of the nanostructures; and a metal gate stack wrapping around the nanostructures, wherein the metal gate stack comprises a gate dielectric layer and a work function layer, and the work function layer is prevented from being between a bottommost surface of the nanostructures and the semiconductor substrate by the gate dielectric layer. - View Dependent Claims (17, 18, 19, 20)
-
Specification