Memory device which receives write masking and automatic precharge information
First Claim
1. A method for providing a memory with data and write enable signals, comprising the steps of:
- (A) providing the memory with a serial sequence of write enable signals;
(B) providing the memory with data that is offset in time with respect to the serial sequence of write enable signals.
0 Assignments
0 Petitions
Accused Products
Abstract
A method is described for providing a memory with a serial sequence of write enable signals that are offset in time with respect to respective data received by a plurality of data inputs of the memory. A memory is also described with an array for data storage, a plurality of data input pins, and a separate pin for receiving either additional data or a serial sequence of write enable signals applicable to data received by the plurality of data input pins. The additional data that the separate pin can receive includes, for example, error detection and correction (EDC) information. A method is also described for multiplexing write enable information and error detection and correction information.
1 Citation
53 Claims
-
1. A method for providing a memory with data and write enable signals, comprising the steps of:
-
(A) providing the memory with a serial sequence of write enable signals;
(B) providing the memory with data that is offset in time with respect to the serial sequence of write enable signals. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. A memory, comprising:
-
an array for data storage;
a plurality of data input pins;
a separate pin for receiving either additional data or a serial sequence of write enable signals applicable to data received by the plurality of data input pins. - View Dependent Claims (9, 10, 11, 12, 13, 14, 15, 16)
-
-
17. A method for receiving data and write enable bits for a memory, comprising the steps of:
-
receiving data words in parallel on a plurality of data pins; and
receiving either an additional data bit or a serial sequence of write enable bits on a separate pin, the write enable bits being applicable to the data words. - View Dependent Claims (18, 19, 20, 21, 22, 23, 24, 25)
-
-
26. A memory, comprising:
-
an array for data storage;
a plurality of data pins for receiving either data or parallel write enable information; and
a separate pin for receiving either additional data or a serial sequence of write enable signals applicable to data received by the plurality of data input pins. - View Dependent Claims (27, 28, 29, 30, 31, 32, 33, 34, 35)
-
-
36. A method for receiving data and write enable information for a memory, comprising the steps of:
-
receiving either data words or write enable information in parallel on a plurality of data pins; and
receiving either an additional data bit or a serial sequence of write enable bits on a separate pin, the serial sequence of write enable bits being applicable to the data words. - View Dependent Claims (37, 38, 39, 40, 41, 42, 43, 44, 45)
-
-
46. A computer system, comprising:
-
(A) a central processing unit (CPU) for processing data;
(B) a bus for transferring data between devices in the computer system; and
(C) a memory subsystem for storing data as directed by the CPU, the memory subsystem comprising;
(i) a dynamic random access memory (DRAM) controller for receiving directions from the CPU related to storing data and for conveying commands to a DRAM, the DRAM controller communicating with the CPU over the bus; and
(ii) a DRAM comprising;
(a) a memory array for data storage;
(b) a plurality of data pins; and
(c) a separate pin for receiving either additional data or a serial sequence of write enable signals applicable to data received by the plurality of data pins. - View Dependent Claims (47, 48, 49, 50, 51, 52, 53)
-
Specification