Neural network processing system using semiconductor memories
First Claim
1. A data processing system comprising:
- a memory (A, B, TG) for storing data;
an input/output circuit (IO) for performing at least one of the operation of writing data in said memory and the operation of reading data from said memory;
an arithmetic circuit (12, 12a, 12b) for arithmetics by using the data stored in said memory; and
a control circuit (CNT, 13, 13A, 13B) for controlling the operations of said memory, said input/output circuit and said arithmetic circuit, wherein said arithmetic circuit has;
a function to calculate the updated value of the output value of a neuron, which is stored in said memory, by using said neuron output value and the connection weight between neurons; and
a function to calculate the distance (or similarity) between the desired value of the neuron output value stored in said memory and the neuron output value obtained.
2 Assignments
0 Petitions
Accused Products
Abstract
Herein disclosed is a data processing system having a memory packaged therein for realizing a large-scale and high-speed parallel distributed processing and, especially, a data processing system for the neural network processing. The neural network processing system according to the present invention comprises: a memory circuit for storing neuron output values, connection weights, the desired values of outputs, and data necessary for learning; an input/output circuit for writing or reading data in or out of said memory circuit; a processing circuit for performing a processing for determining the neuron outputs such as the product, sum and nonlinear conversion of the data stored in said memory circuit, a comparison of the output value and its desired value, and a processing necessary for learning; and a control circuit for controlling the operations of said memory circuit, said input/output circuit and said processing circuit. The processing circuit is constructed to include at least one of an adder, a multiplier, a nonlinear transfer function circuit and a comparator so that at least a portion of the processing necessary for determining the neutron output values such as the product or sum may be accomplished in parallel. Moreover, these circuits are shared among a plurality of neutrons and are operated in a time sharing manner to determine the plural neuron output values. Still moreover, the aforementioned comparator compares the neuron output value determined and the desired value of the output in parallel.
-
Citations
24 Claims
-
1. A data processing system comprising:
-
a memory (A, B, TG) for storing data;
an input/output circuit (IO) for performing at least one of the operation of writing data in said memory and the operation of reading data from said memory;
an arithmetic circuit (12, 12a, 12b) for arithmetics by using the data stored in said memory; and
a control circuit (CNT, 13, 13A, 13B) for controlling the operations of said memory, said input/output circuit and said arithmetic circuit, wherein said arithmetic circuit has;
a function to calculate the updated value of the output value of a neuron, which is stored in said memory, by using said neuron output value and the connection weight between neurons; and
a function to calculate the distance (or similarity) between the desired value of the neuron output value stored in said memory and the neuron output value obtained. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A data processing system comprising:
-
a memory (A, B, TG) for storing data;
an input/output circuit (IO) for performing at least one of the operation of writing data in said memory and the operation of reading data from said memory;
an arithmetic circuit (12, 12a, 12b) for arithmetics by using the data stored in said memory; and
a control circuit (CNT, 13, 13A, 13B) for controlling the operations of said memory, said input/ output circuit and said arithmetic circuit, wherein said memory includes a memory cell array having;
a plurality of data lines;
a plurality of word lines (WA) arranged to intersect with said data lines; and
memory cells (MC) arranged at the desired ones of said intersections, so that the data stored in the different plural memory cells can be read out to the different plural data lines intersecting with said word lines by selecting at least one of said word lines,wherein said arithmetic circuit has a function to calculate the updated value of the neuron output value by using the data read out from said memory, and wherein said input/output circuit has a function to write said updated value in said memory. - View Dependent Claims (10, 11, 12, 13, 14, 15, 16, 17, 18, 19)
-
-
20. A data processing system comprising:
-
a memory (A, B, TG) for storing data;
an input/output circuit (IO) for performing at least one of the operation of writing data in said memory and the operation of reading data from said memory;
an arithmetic circuit (12, 12a, 12b) for arithmetics by using the data stored in said memory; and
a control circuit (CNT, 13, 13A, 13B) for controlling the operations of said memory, said input/ output circuit and said arithmetic circuit, wherein said arithmetic circuit has;
a function to calculate the updated value of the output value of a neuron, which is stored in said memory, by using said neuron output value and the connection weight between neurons; and
a function to calculate the distance (or similarity) between the desired value of the neuron output value stored in said memory and the neuron output value obtained, andwherein said data processing system is formed over one chip. - View Dependent Claims (21, 22, 23, 24)
-
Specification