Method of erasing a flash memory

  • US 20020114193A1
  • Filed: 01/24/2002
  • Published: 08/22/2002
  • Est. Priority Date: 02/05/2001
  • Status: Active Grant
First Claim
Patent Images

1. A method of erasing a flash memory integrated in a chip of semiconductor material and comprising at least one matrix of cells with a plurality of rows and a plurality of columns made in at least one insulated body, the cells of each row being connected to a corresponding word line, the method including by the step of applying a single erasing pulse relative to a selected single one of the at least one body to a selected subset of the word lines for erasing the cells of each corresponding row made in the selected body with no intermediate check of the completion of the erasure.

View all claims

    Thank you for your feedback