Scalable flash/NV structures and devices with extended endurance
First Claim
1. A gate stack, comprising:
- a tunnel medium;
a high K charge blocking and charge storing medium disposed on the tunnel medium; and
an injector medium operably disposed with respect to the tunnel medium and the high K charge blocking and charge storing medium to provide charge transport by enhanced tunneling.
8 Assignments
0 Petitions
Accused Products
Abstract
Devices and methods are provided with respect to a gate stack for a nonvolatile structure. According to one aspect, a gate stack is provided. One embodiment of the gate stack includes a tunnel medium, a high K charge blocking and charge storing medium, and an injector medium. The high K charge blocking and charge storing medium is disposed on the tunnel medium. The injector medium is operably disposed with respect to the tunnel medium and the high K charge blocking and charge storing medium to provide charge transport by enhanced tunneling. According to one embodiment, the injector medium is disposed on the high K charge blocking and charge storing medium. According to one embodiment, the tunnel medium is disposed on the injector medium. Other aspects and embodiments are provided herein.
281 Citations
124 Claims
-
1. A gate stack, comprising:
-
a tunnel medium;
a high K charge blocking and charge storing medium disposed on the tunnel medium; and
an injector medium operably disposed with respect to the tunnel medium and the high K charge blocking and charge storing medium to provide charge transport by enhanced tunneling. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17)
-
-
18. A gate stack, comprising:
-
a tunnel medium;
a high K charge blocking and charge storing medium disposed on the tunnel medium, wherein the high K charge blocking and charge storing medium includes nano crystals for providing charge trapping charge centers; and
an injector medium operably disposed with respect to the tunnel medium and the high K charge blocking and charge storing medium to provide charge transport by enhanced tunneling. - View Dependent Claims (19, 20, 21, 22)
-
-
23. A gate stack, comprising:
-
a first injector medium;
a tunnel medium disposed on the first injector medium;
a high K charge blocking and charge storing medium disposed on the tunnel medium; and
a second injector medium disposed on the high K charge blocking and charge storing medium. - View Dependent Claims (24, 25, 26, 27, 28)
-
-
29. A gate stack, comprising:
-
a first injector medium;
a tunnel medium disposed on the first injector medium;
a high K charge blocking and charge storing medium disposed on the tunnel medium, wherein the high K charge blocking and charge storing medium includes nano crystals for providing charge trapping charge centers; and
a second injector medium disposed on the high K charge blocking and charge storing medium. - View Dependent Claims (30, 31, 32, 33)
-
-
34. A gate stack, comprising:
-
a tunnel medium;
a high K charge storing medium disposed on the tunnel medium;
a high K charge blocking medium disposed on the high K charge storing medium; and
an injector medium operably disposed with respect to the tunnel medium, the high K charge storing medium and the high K charge blocking medium to provide charge transport by enhanced tunneling. - View Dependent Claims (35, 36, 37, 38, 39, 40)
-
-
41. A gate stack, comprising:
-
a tunnel medium;
a high K charge storing medium disposed on the tunnel medium, wherein the high K charge storing medium includes nano crystals for providing charge trapping charge centers;
a high K charge blocking medium disposed on the high K charge storing medium; and
an injector medium operably disposed with respect to the tunnel medium, the high K charge storing medium and the high K charge blocking medium to provide charge transport by enhanced tunneling. - View Dependent Claims (42, 43, 44, 45)
-
-
46. A gate stack, comprising:
-
a first injector medium disposed on a substrate;
a tunnel medium disposed on the first injector medium;
a high K charge storing medium disposed on the tunnel medium;
a high K charge blocking medium stored on the high K charge storing medium; and
a second injector medium disposed on the high K charge blocking medium. - View Dependent Claims (47, 48, 49, 50, 51, 52, 53, 54, 55)
-
-
56. A memory cell, comprising:
-
a substrate including diffused regions that form a source region and a drain region;
a gate stack disposed on the substrate between the source region and the drain region; and
a gate disposed on the gate stack, wherein the gate stack includes;
a tunnel medium;
a high K charge blocking and charge storing medium disposed on the tunnel medium; and
an injector medium operably disposed with respect to the tunnel medium and the high K charge blocking and charge storing medium to provide charge transport by enhanced tunneling. - View Dependent Claims (57, 58, 59, 60, 61, 62, 63, 64, 65, 66)
-
-
67. A memory cell, comprising:
-
a substrate including diffused regions that form a source region and a drain region;
a gate stack disposed on the substrate between the source region and the drain region; and
a gate disposed on the gate stack, wherein the gate stack includes;
a tunnel medium;
a high K charge storing medium disposed on the tunnel medium;
a high K charge blocking medium disposed on the high K charge storing medium; and
an injector medium operably disposed with respect to the tunnel medium, the high K charge storing medium and the high K charge blocking medium to provide charge transport by enhanced tunneling. - View Dependent Claims (68, 69, 70, 71, 72)
-
-
73. A nonvolatile memory device, comprising:
-
an array of memory cells operably coupled to a grid of row lines and column lines;
row select circuitry for selecting a row of memory cells; and
column select circuitry for selecting a column of memory cells, wherein the row select circuitry and the column select circuitry cooperate to select a memory cell in the selected row and the selected column for application of a programming voltage; and
wherein each memory cell includes;
a substrate including diffused regions that form a source region and a drain region;
a gate stack disposed on the substrate between the source region and the drain region; and
a gate disposed on the gate stack, wherein the gate stack includes;
a tunnel medium;
a high K charge blocking and charge storing medium disposed on the tunnel medium; and
an injector medium operably disposed with respect to the tunnel medium and the high K charge blocking and charge storing medium to provide charge transport by enhanced tunneling. - View Dependent Claims (74, 75, 76, 77, 78, 79, 80, 81, 82, 83)
-
-
84. An electronic system, comprising:
-
a processor; and
a nonvolatile memory device coupled to the processor, the nonvolatile memory device including;
an array of memory cells operably coupled to a grid of row lines and column lines;
row select circuitry for selecting a row of memory cells; and
column select circuitry for selecting a column of memory cells, wherein the row select circuitry and the column select circuitry cooperate to select a memory cell in the selected row and the selected column for application of a programming voltage; and
wherein each memory cell includes;
a substrate including diffused regions that form a source region and a drain region;
a gate stack disposed on the substrate between the source region and the drain region; and
a gate disposed on the gate stack, wherein the gate stack includes;
a tunnel medium;
a high K charge blocking and charge storing medium disposed on the tunnel medium; and
an injector medium operably disposed with respect to the tunnel medium and the high K charge blocking and charge storing medium to provide charge transport by enhanced tunneling.
-
-
85. A method of forming a nonvolatile memory cell, comprising:
-
providing a tunnel medium;
disposing a high K charge blocking and charge store medium on the tunnel medium; and
operably disposing an injector medium with respect to the tunnel medium and the high K charge blocking and charge storing medium to provide charge transport by enhanced tunneling. - View Dependent Claims (86, 87, 88, 89, 90, 91, 92, 93, 94, 95)
-
-
96. A method of forming a nonvolatile memory cell, comprising:
-
providing a tunnel medium;
disposing a high K charge blocking and charge store medium on the tunnel medium, including dispersing nano crystals in a high K dielectric; and
operably disposing an injector medium with respect to the tunnel medium and the high K charge blocking and charge storing medium to provide charge transport by enhanced tunneling. - View Dependent Claims (97, 98, 99, 100, 101, 102)
-
-
103. A method of enhancing an electric field across a gate stack in a NV memory cell, comprising:
-
dispersing nano crystals in a high K dielectric to provide charge trapping charge centers in the high K dielectric; and
providing an injector medium with nano crystals to provide charge transport by enhanced tunneling. - View Dependent Claims (104, 105, 106, 107, 108, 109, 110, 111, 112, 113)
-
-
114. A method of operating a nonvolatile memory device, comprising:
-
writing to one or more non-volatile memory cells in one or more arrays by applying a voltage across a high K dielectric to store charge on charge centers in the high K dielectric; and
erasing one or more non-volatile memory cells by applying a voltage across the high K dielectric to tunnel electrons off of the charge centers. - View Dependent Claims (115, 116)
-
-
117. An electronic system, comprising:
-
a plurality of fixed threshold devices for performing random logic functions; and
a plurality of nonvolatile devices operably coupled to the plurality of fixed threshold devices to provide desired logic functions, wherein each of the plurality of nonvolatile devices includes;
a substrate including diffused regions that form a source region and a drain region;
a gate stack disposed on the substrate between the source region and the drain region; and
a gate disposed on the gate stack, wherein the gate stack includes;
a tunnel medium;
a high K charge storing medium disposed on the tunnel medium;
a high K charge blocking medium disposed on the high K charge storing medium; and
an injector medium operably disposed with respect to the tunnel medium, the high K charge storing medium and the high K charge blocking medium to provide charge transport by enhanced tunneling. - View Dependent Claims (118, 119, 120, 121, 122, 123)
-
-
124. An electronic system, comprising:
-
a programmable logic array; and
a nonvolatile programmable memory array (ONVPMA) coupled to the programmable logic array, wherein the NVPMA includes a plurality of logic devices, each of the plurality of logic devices including;
a substrate including diffused regions that form a source region and a drain region;
a gate stack disposed on the substrate between the source region and the drain region; and
a gate disposed on the gate stack, wherein the gate stack includes;
a tunnel medium;
a high K charge storing medium disposed on the tunnel medium;
a high K charge blocking medium disposed on the high K charge storing medium; and
an injector medium operably disposed with respect to the tunnel medium, the high K charge storing medium and the high K charge blocking medium to provide charge transport by enhanced tunneling.
-
Specification