Hierarchical test circuit structure for chips with multiple circuit blocks

  • US 20030131327A1
  • Filed: 12/20/2002
  • Published: 07/10/2003
  • Est. Priority Date: 01/18/2000
  • Status: Active Grant
First Claim
Patent Images

1. A hierarchical test control network for a chip design, comprising:

  • a plurality of test control circuit blocks in a hierarchical structure having a plurality of hierarchical levels, said test control circuit blocks comprising a top-level test control circuit block having a chip access port (CAP) controller; and

    a plurality of lower-level test control circuit blocks, one or more of said lower-level test control circuit blocks at each of said hierarchical levels, at least one of said lower-level test control circuit blocks connected to said top-level test control circuit block, each of said lower-level test control circuit blocks comprising a socket access port (SAP) controller, wherein at least one hierarchical level comprises at least two of the plurality of test control circuit blocks connected together;

    wherein test operation is transferred downward and upwards within said hierarchical structure by communicating from each test control circuit block to the test control circuit block at the immediately higher or immediately lower hierarchical level in said hierarchical structure.

View all claims
    ×
    ×

    Thank you for your feedback

    ×
    ×