Semiconductor integrated circuit and data processing system
First Claim
1. A semiconductor integrated circuit comprising in a semiconductor chip:
- an internal circuit;
an external output buffer connected to the internal circuit; and
a control circuit capable of requesting to modify an operational supply voltage given to the external output buffer, and capable of selectively controlling an output transistor size of the external output buffer according to the operational supply voltage.
4 Assignments
0 Petitions
Accused Products
Abstract
In this invention, a control circuit (111) controls both the power supply voltage (VDDQ) and the transistor size of the external output buffer to thereby select the lowest supply voltage that achieves the impedance matching with the transmission line (100), to thereby save bus termination by a resistor, thus consequently achieving both the lowering of the power consumption and the speeding-up in the data transmission. The power consumption during the data transmission is proportional to the square of the supply voltage. If the operational supply voltage of the external output buffer is lowered, the power consumption will be reduced accordingly. If the operational supply voltage of the external output buffer is lowered, the impedance thereof will be increased apparently; and at the same time, if the transistor size of the external output buffer is increased, the increased impedance will be decreased. By bringing the output impedance (ON-resistance) of the external output buffer into conformity with the impedance of the transmission line, it becomes possible to output the signal without distortions on the waveform.
19 Citations
19 Claims
-
1. A semiconductor integrated circuit comprising in a semiconductor chip:
- an internal circuit;
an external output buffer connected to the internal circuit; and
a control circuit capable of requesting to modify an operational supply voltage given to the external output buffer, and capable of selectively controlling an output transistor size of the external output buffer according to the operational supply voltage. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
- an internal circuit;
-
10. A data processing system comprising:
- a first semiconductor integrated circuit;
a second semiconductor integrated circuit;
a transmission line that connects a first external output buffer of the first semiconductor integrated circuit to the second semiconductor integrated circuit, and connects a second external output buffer of the second semiconductor integrated circuit to the first semiconductor integrated circuit; and
an external power supply circuit that generates an operational supply voltage to the first and the second external output buffers,wherein the first semiconductor integrated circuit instructs the external power supply circuit to be able to modify a level of the operational supply voltage, and includes a first operation mode capable of selectively controlling an output transistor size of the first external output buffer according to the operational supply voltage supplied according to the instruction, and wherein the second semiconductor integrated circuit includes a second operation mode capable of selectively controlling the output transistor size of the second external output buffer according to the operational supply voltage supplied from the external power supply circuit. - View Dependent Claims (15, 16, 17, 19)
- a first semiconductor integrated circuit;
-
11. A data processing system comprising:
- a first semiconductor integrated circuit;
a second semiconductor integrated circuit; and
a transmission line that connects a first external output buffer of the first semiconductor integrated circuit to the second semiconductor integrated circuit, and connects a second external output buffer of the second semiconductor integrated circuit to the first semiconductor integrated circuit,wherein the first semiconductor integrated circuit includes an internal power supply circuit that generates an operational supply voltage to the first and the second external output buffers, instructs the internal power supply circuit to be able to modify a level of the operational supply voltage, and includes a first operation mode capable of selectively controlling an output transistor size of the first external output buffer according to the operational supply voltage generated according to the instruction, and wherein the second semiconductor integrated circuit includes a second operation mode capable of selectively controlling the output transistor size of the second external output buffer according to the operational supply voltage supplied from the internal power supply circuit of the first semiconductor integrated circuit. - View Dependent Claims (12, 13, 14)
- a first semiconductor integrated circuit;
-
18. A data processing system according to claim 18, wherein the first semiconductor integrated circuit detects the arrival of the specific interval.
Specification