Electronic device configured as a multichip module, leadframe, panel with leadframe positions, and method for producing the electronic device
First Claim
Patent Images
1. An electronic device, comprising:
- at least two semiconductor chips, each one of said semiconductor chips having an active top side with a plurality of contact areas;
a leadframe having a placement side and an edge region, said semiconductor chips integrated into said leadframe such that said placement side of said leadframe and said active top side of each one of said semiconductor chips are flush, said placement side of said leadframe and said active top side of each one of said semiconductor chips having a common fine. wiring plane, said fine wiring plane having a plurality of contact pads configured in said edge region of said leadframe;
a rewiring substrate having a top side carrying said leadframe, said top side of said rewiring substrate having an edge region with a plurality of bonding areas, said rewiring substrate having an underside, said leadframe not covering said edge region of said rewiring substrate;
a plurality of bonding connections configured between said plurality of contact pads of said fine wiring plane of said leadframe and said plurality of bonding areas of said rewiring substrate;
a housing packaging said leadframe and said semiconductor chips; and
a plurality of external contacts distributed on said underside of said rewiring substrate.
1 Assignment
0 Petitions
Accused Products
Abstract
An electronic device has, as a multichip module, two or more semiconductor chips that are integrated into a leadframe such that a placement side of the leadframe and the active top sides of the circuit chips are flush and have a common fine wiring plane. The leadframe is arranged as an expanded semiconductor chip on a rewiring substrate.
-
Citations
28 Claims
-
1. An electronic device, comprising:
-
at least two semiconductor chips, each one of said semiconductor chips having an active top side with a plurality of contact areas;
a leadframe having a placement side and an edge region, said semiconductor chips integrated into said leadframe such that said placement side of said leadframe and said active top side of each one of said semiconductor chips are flush, said placement side of said leadframe and said active top side of each one of said semiconductor chips having a common fine. wiring plane, said fine wiring plane having a plurality of contact pads configured in said edge region of said leadframe;
a rewiring substrate having a top side carrying said leadframe, said top side of said rewiring substrate having an edge region with a plurality of bonding areas, said rewiring substrate having an underside, said leadframe not covering said edge region of said rewiring substrate;
a plurality of bonding connections configured between said plurality of contact pads of said fine wiring plane of said leadframe and said plurality of bonding areas of said rewiring substrate;
a housing packaging said leadframe and said semiconductor chips; and
a plurality of external contacts distributed on said underside of said rewiring substrate. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11)
-
-
12. A leadframe configuration, comprising:
-
at least two semiconductor chips, each one of said semiconductor chips having an active top side with a plurality of contact areas; and
a leadframe having a placement side and an edge region;
said semiconductor chips integrated into said leadframe such that said placement side of said leadframe and said active top side of each one of said semiconductor chips are flush, said placement side of said leadframe and said active top side of each one of said semiconductor chips having a common fine wiring plane, said fine wiring plane having a plurality of contact pads configured in said edge region of said leadframe. - View Dependent Claims (13, 14, 15, 16, 17, 18, 19)
-
-
20. A panel, comprising:
-
a plurality of leadframe positions;
each one of said plurality of leadframe positions having a leadframe configuration including;
at least two semiconductor chips, each one of said semiconductor chips having an active top side with a plurality of contact areas; and
a leadframe having a placement side and an edge region;
said semiconductor chips integrated into said leadframe such that said placement side of said leadframe and said active top side of each one of said semiconductor chips are flush, said placement side of said leadframe and said active top side of each one of said semiconductor chips having a common fine wiring plane, said fine wiring plane having a plurality of contact pads configured in said edge region of said leadframe. - View Dependent Claims (21, 22)
-
-
23. A method for producing an electronic device, the method which comprises:
-
producing a first panel with a plurality of leadframe positions configured in rows and columns, each one of the plurality of leadframe positions having at least two semiconductor chips embedded in a material of the first panel such that a plurality of active top sides of the semiconductor chips are flush with a top side of the first panel;
applying a common fine wiring structure to the plurality of active top sides of the semiconductor chips and to the top side of the first panel in each of the plurality of leadframe positions, and configuring a plurality of contact pads in edge regions of the plurality of leadframe positions;
separating the first panel into a plurality of individual leadframes;
producing a rewiring plate with a plurality of device positions configured in rows and columns, configuring a plurality of bonding areas in edge regions of each of the plurality of device positions, and distributing a plurality of external contact areas on an underside of the rewiring plate in each one of the plurality of the device positions;
applying a leadframe separated from the first panel in each one of the plurality of device positions of the rewiring plate while not covering the edge regions configured with the plurality of bonding areas;
producing a plurality of bonding connections between the plurality of contact pads in the edge regions of the plurality of leadframe positions and the plurality of bonding areas in the edge regions of each one of the plurality of device positions;
producing a second panel by covering the plurality of device positions with a plastic housing composition;
applying a plurality of external contacts on the plurality of external contact areas of the rewiring plate; and
separating the second panel into a plurality of individual electronic devices. - View Dependent Claims (24, 25, 26, 27, 28)
-
Specification