Address generation in a light modulator

• US 20060022965A1
• Filed: 07/29/2004
• Published: 02/02/2006
• Est. Priority Date: 07/29/2004
• Status: Active Grant

• Current Assignee: Hewlett-Packard Development Company, L.P. (HP Inc.)
• Original Assignee: Hewlett-Packard Development Company, L.P. (HP Inc.)
• Inventors: Mar, Eugene J., Martin, Eric T.
• Granted Patent: US 7,453,478 B2
• Time in Patent Office: Days
• US Class Current: 345/204
• CPC Class Codes: G09G 2310/021 Double addressing, i.e. scanning two or more lines, e.g. lines 2 and 3; 4 and 5, at a time in a first field, followed by scanning two or more lines in another combination, e.g. lines 1 and 2; 3 and 4, in a second field
• CPC Class Codes: G09G 2310/0267 Details of drivers for scan electrodes, other than drivers for liquid crystal, plasma or OLED displays
• CPC Class Codes: G09G 2340/0407 Resolution change, inclusive of the use of different resolutions for different screen areas
• CPC Class Codes: G09G 2340/0435 Change or adaptation of the frame rate of the video stream
• CPC Class Codes: G09G 3/20 for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters

Abstract

A light modulator includes a control unit configured to receive an image input signal, and an array having a plurality of pixels arranged in a plurality of rows. The control unit is configured to provide a first address associated with the image input signal to the array in response to detecting a first mode of operation, and the control unit is configured to provide a second address associated with the image input signal to the array in response to detecting a second mode of operation. The array is configured to drive a first one of the plurality of rows in response to receiving the first address, and the array is configured to drive the first one of the plurality of rows and a second one of the plurality of rows in response to receiving the second address.

Claims

1. A light modulator comprising:

a control unit configured to receive an image input signal; and

an array comprising a plurality of pixels arranged in a plurality of rows;

wherein the control unit is configured to provide a first address associated with the image input signal to the array in response to detecting a first mode of operation, wherein the control unit is configured to provide a second address associated with the image input signal to the array in response to detecting a second mode of operation, wherein the array is configured to drive a first one of the plurality of rows in response to receiving the first address, and wherein the array is configured to drive the first one of the plurality of rows and a second one of the plurality of rows in response to receiving the second address.

2. The light modulator of claim 1 wherein the first one of the plurality of rows is adjacent to the second one of the plurality of rows.

3. The light modulator of claim 1 wherein the control unit is configured to provide an inversion of the first address to the array in response to detecting the first mode of operation, wherein the control unit is configured to provide a third address to the array in response to detecting the second mode of operation, wherein a first portion of the third address includes an inversion of a first portion of the second address, and wherein a second portion of the third address is equal to a second portion of the second address.

4. The light modulator of claim 3 wherein the second portion of the third address includes a single bit.

5. The light modulator of claim 1 wherein the first mode of operation includes a normal mode of operation, and wherein the second mode of operation includes a sub-frame mode of operation.

6. The light modulator of claim 1 wherein the control unit is configured to detect the second mode of operation in response to receiving a mode select signal.

7. The light modulator of claim 1 wherein the control unit is configured to detect the second mode of operation using information accessible by the control unit.

8. The light modulator of claim 1 wherein the array includes a decode unit and a pixel array that includes the plurality of pixels, wherein the decode unit is configured to provide a first row selector signal to the pixel array in response to receiving the first address, and wherein the decode unit is configured to provide the first row selector signal and a second row selector signal to the pixel array in response to receiving the second address.

9. The light modulator of claim 7 wherein the decode unit includes an AND gate decode unit.

10. The light modulator of claim 7 wherein the decode unit includes an NOR gate decode unit.

11. The light modulator of claim 7 wherein the decode unit includes an NAND gate decode unit.

12. A method performed by a light modulator comprising:

receiving an image input signal;

providing a first address and a second address to an array having a plurality of pixels arranged in a first row and a second row in response to detecting a first mode of operation;

providing a third address and a fourth address to the array in response to detecting a second mode of operation;

activating the first row in response to receiving the first address and the second address at the array; and

activating the first row and the second row in response to receiving the third address and the fourth address at the array.

13. The method of claim 12 further comprising:

generating the first address; and

generating the second address by inverting the first address.

14. The method of claim 12 further comprising:

generating the third address; and

generating the fourth address by inverting the third address and setting a portion of the fourth address equal to a corresponding portion of the third address.

15. The method of claim 12 wherein the first one of the plurality of rows is adjacent to the second one of the plurality of rows.

16. The method of claim 12 wherein the first mode of operation includes a normal mode of operation, and wherein the second mode of operation includes a sub-frame mode of operation.

17. The method of claim 12 further comprising:

detecting the second mode of operation in response to receiving a mode select signal.

18. The method of claim 12 further comprising:

detecting the second mode of operation by accessing information stored in the light modulator.

19. A light modulator comprising:

an array comprising a plurality of pixels arranged in a plurality of rows;

means for providing a first address associated with an input signal and a second address generated from the first address to the array in response to detecting a first mode of operation; and

means for providing a third address associated with the input signal and a fourth address generated from the third address to the array in response to detecting a second mode of operation;

wherein the array is configured to drive a first one of the plurality of rows in response to receiving the first address and the second address, and wherein the array is configured to drive the first one of the plurality of rows and a second one of the plurality of rows in response to receiving the third address and the fourth address.

20. The light modulator of claim 19 wherein the first one of the plurality of rows is adjacent to the second one of the plurality of rows.

21. The light modulator of claim 19 wherein the second address includes an inversion of the first address.

22. The light modulator of claim 19 wherein a first portion of the fourth address includes an inversion of a first portion of the third address, and wherein a second portion of the fourth address is equal to a second portion of the third address.

23. The light modulator of claim 22 wherein the second portion of the fourth address includes a single bit.

24. The light modulator of claim 19 wherein the first mode of operation includes a normal mode of operation, and wherein the second mode of operation includes a sub-frame mode of operation.

25. The light modulator of claim 19 wherein the means for providing the third address and the fourth address includes means for detecting the second mode of operation in response to receiving a mode select signal.

26. The light modulator of claim 19 wherein the means for providing the third address and the fourth address includes means for detecting the second mode of operation using information stored by the light modulator.

27. The light modulator of claim 19 wherein the array includes a decode unit and a pixel array that includes the plurality of pixels, wherein the decode unit is configured to provide a first row selector signal to the pixel array in response to receiving the first address and the second address, and wherein the decode unit is configured to provide the first row selector signal and a second row selector signal to the pixel array in response to receiving the third address and the fourth address.

28. A display device comprising:

a lamp;

a lens; and

a light modulator comprising an array comprising a plurality of pixels arranged in a plurality of rows;

wherein the light modulator is configured to generate first and second addresses associated with an image input signal in response to detecting a first mode of operation, wherein the light modulator is configured to generate third and fourth addresses associated with the image input signal to the array in response to detecting a second mode of operation, wherein the light modulator is configured to reflect light from the lamp through the lens using a first one of the plurality of rows in response to receiving the first and the second addresses, and wherein the light modulator is configured to reflect light from the lamp through the lens using the first one of the plurality of rows and a second one of the plurality of rows in response to receiving the third and the fourth addresses.

29. The display device of claim 28 wherein the first one of the plurality of rows is adjacent to the second one of the plurality of rows.

30. The display device of claim 28 wherein the first mode of operation includes a normal mode of operation, and wherein the second mode of operation includes a sub-frame mode of operation.

31. The display device of claim 28 wherein the second address includes an inversion of the first address.

32. The display device of claim 28 wherein a first portion of the fourth address includes an inversion of a first portion of the third address, and wherein a second portion of the fourth address is equal to a second portion of the third address.

33. The display device of claim 32 wherein the second portion of the fourth address includes a single bit.