Compare instruction
First Claim
Patent Images
1. A processor, comprising:
- fetch logic adapted to fetch instructions from memory; and
decode logic coupled to said fetch logic and adapted to decode said fetched instructions;
wherein, if a bit in the decode logic is in a first state, a particular fetched instruction is skipped and a group of one or more instructions is executed in lieu of the particular fetched instruction;
wherein, if the bit is in a second state, both said group and the particular fetched instruction are executed.
1 Assignment
0 Petitions
Accused Products
Abstract
A processor comprising fetch logic adapted to fetch instructions from memory and decode logic coupled to the fetch logic and adapted to decode the fetched instructions. If a bit in the decode logic is in a first state, a particular fetched instruction is skipped and a group of one or more instructions is executed in lieu of the particular fetched instruction. If the bit is in a second state, both the group and the particular fetched instruction are executed.
21 Citations
21 Claims
-
1. A processor, comprising:
-
fetch logic adapted to fetch instructions from memory; and
decode logic coupled to said fetch logic and adapted to decode said fetched instructions;
wherein, if a bit in the decode logic is in a first state, a particular fetched instruction is skipped and a group of one or more instructions is executed in lieu of the particular fetched instruction;
wherein, if the bit is in a second state, both said group and the particular fetched instruction are executed. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. An electronic device, comprising:
-
a decode logic adapted to decode instructions from an instruction storage unit, said decode logic comprising a data structure;
wherein the data structure comprises a plurality of entries, each entry corresponding to a separate instruction and associated with;
a first bit indicating whether the corresponding instruction is to be replaced by a micro-sequence comprising one or more secondary instructions; and
a second bit indicating whether the micro-sequence is to be executed alone or in addition to the corresponding instruction. - View Dependent Claims (9, 10, 11, 12, 13, 14)
-
-
15. A method, comprising:
-
if a bit in a processor is in a first state, executing a group comprising one or more secondary instructions in lieu of a primary instruction; and
if the bit is in a second state, executing both the group and the primary instruction. - View Dependent Claims (16, 17, 18, 19, 20, 21)
-
Specification