Serial flash semiconductor memory
First Claim
1. A flash memory comprising:
- a flash memory array; and
an interface circuit coupled to the flash memory array, the interface circuit having a plurality of pins and being selectively compliant with a single-bit serial protocol and a multiple-bit serial protocol;
wherein a first one of the pins is configurable for single-bit serial transfer in compliance with the single-bit serial protocol; and
wherein the first pin and a second one of the pins are configurable for multiple-bit serial transfer in compliance with the multiple-bit serial protocol.
2 Assignments
0 Petitions
Accused Products
Abstract
A serial flash memory is provided with multiple configurable pins, at least one of which is selectively configurable for use in either single-bit serial data transfers or multiple-bit serial data transfers. In single-bit serial mode, data transfer is bit-by-bit through a pin. In multiple-bit serial mode, a number of sequential bits are transferred at a time through respective pins. The serial flash memory may have 16 or fewer pins, and even 8 or fewer pins, so that low pin count packaging such as the 8-pin or 16-pin SOIC package and the 8-contact MLP/QFN/SON package may be used. The availability of the single-bit serial type protocol enables compatibility with a number of existing systems, while the availability of the multiple-bit serial type protocol enables the serial flash memory to provide data transfer rates, in systems that can support them, that are significantly faster than available with standard serial flash memories.
89 Citations
32 Claims
-
1. A flash memory comprising:
-
a flash memory array; and
an interface circuit coupled to the flash memory array, the interface circuit having a plurality of pins and being selectively compliant with a single-bit serial protocol and a multiple-bit serial protocol;
wherein a first one of the pins is configurable for single-bit serial transfer in compliance with the single-bit serial protocol; and
wherein the first pin and a second one of the pins are configurable for multiple-bit serial transfer in compliance with the multiple-bit serial protocol. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. A flash memory comprising:
-
a flash memory array; and
an interface circuit coupled to the flash memory array, the interface circuit having a clock pin, a chip select pin, and first, second, third and fourth pins, and being selectively compliant with Serial Peripheral Interface protocol and a four-bit serial protocol;
wherein the first pin is configurable as a data output pin and the second pin is configurable as a data input pin for single-bit serial transfer in compliance with the Serial Peripheral Interface protocol; and
wherein the first, second, third and fourth pins are further configurable as input/output pins for four-bit serial transfers in compliance with the four-bit serial protocol. - View Dependent Claims (11)
-
-
12. A flash memory comprising:
-
a flash memory array; and
an interface circuit coupled to the flash memory array, the interface circuit having a plurality of pins and being selectively compliant with a single-bit serial protocol and a multiple-bit serial protocol;
wherein a first one of the pins is selectively configurable as a data input in compliance with the single bit serial protocol and as a data input/output in compliance with the multiple bit serial protocol; and
wherein a second one of the pins is selectively configurable as a data output in compliance with the single bit serial protocol and as a data input/output in compliance with the multiple bit serial protocol. - View Dependent Claims (13, 14, 15)
-
-
16. A flash memory comprising:
-
a flash memory array; and
an interface circuit coupled to the flash memory array, the interface circuit comprising a plurality of pins and being selectively compliant with a single-bit serial protocol and a multiple-bit serial protocol;
wherein a first one of the pins is selectively configurable as a data input in compliance with the single bit serial protocol and as a data input in compliance with the multiple bit serial protocol;
wherein a second one of the pins is selectively configurable as a data output in compliance with the single bit serial protocol and as a data output in compliance with the multiple bit serial protocol; and
wherein a third one of the pins is a data input/output in compliance with the multiple bit serial protocol. - View Dependent Claims (17, 18, 19)
-
-
20. A flash memory comprising:
-
a flash memory array; and
an interface circuit coupled to the flash memory array, the interface circuit comprising a plurality of pins and being selectively compliant with a single-bit serial protocol and a multiple-bit serial protocol;
wherein a first one of the pins is selectively configurable as a data input/output in compliance with the single bit serial protocol and as a data input/output in compliance with the multiple bit serial protocol; and
wherein a second one of the pins is a data input/output in compliance with the multiple bit serial protocol. - View Dependent Claims (21, 22, 23)
-
-
24. A flash memory comprising:
-
a flash memory array; and
an interface circuit coupled to the flash memory array, the interface circuit having a plurality of pins and being selectively compliant with a single-bit serial protocol and a multiple-bit serial protocol;
wherein a first one of the pins is configurable for single-bit serial data input in compliance with the single-bit serial protocol;
wherein a second one of the pins is configurable for single-bit serial data output in compliance with the single-bit serial protocol; and
wherein the first pin and the second pin are configurable for multiple-bit serial output in compliance with the multiple-bit serial protocol.
-
-
25. A packaged flash memory device comprising:
-
an eight-contact SOIC or MLP package body;
a flash memory array contained in the package body;
an interface circuit contained in the package body and coupled to the flash memory array, the interface circuit being selectively compliant with a Serial Peripheral Interface protocol and an Enhanced Serial Peripheral Interface protocol; and
four or fewer data contacts, a clock contact, and a chip select contact mounted on the package body and coupled to the interface circuit, a first one of the data contacts being selectively configurable as a data input in compliance with the Serial Peripheral Interface protocol and as a data input/output in compliance with the Enhanced Serial Peripheral Interface protocol, and a second one of the data contacts being selectively configurable as a data output in compliance with the Serial Peripheral Interface protocol and as a data input/output in compliance with the Enhanced Serial Peripheral Interface protocol.
-
-
26. A packaged flash memory device operable under either a single-bit serial protocol or a multiple-bit serial protocol, comprising:
-
an eight-contact SOIC or MLP package body;
first and second data contacts, a clock contact, and a chip select contact mounted on the package body;
a flash memory array contained in the package body; and
an interface circuit contained in the package body and coupled to the flash memory array and to the first and second data contacts, a clock contact, and a chip select contact, the interface circuit being operable under a single-bit serial protocol to establish the first data contact as a data input and the second data contact as a data output, and operable under a multiple-bit serial protocol to establish the first and second data contacts as data input/output. - View Dependent Claims (27, 28)
-
-
29. A packaged flash memory device operable under either a single-bit serial protocol or a multiple-bit serial protocol, comprising:
-
an SOIC or MLP package body;
a flash memory array contained in the package body;
an interface circuit contained in the package body and coupled to the flash memory;
a clock contact coupled to the interface circuit;
a chip select contact coupled to the interface circuit; and
first and second data contacts coupled to the interface circuit, the interface circuit being operable under a single-bit serial protocol to establish the first data contact as a data input and the second data contact as a data output, and operable under a multiple-bit serial protocol to establish the first and second data contacts as data outputs.
-
-
30. A method for initializing a flash memory coupled to a controller, the flash memory being selectively compliant with a single-bit serial protocol and a multiple-bit serial protocol, the method comprising:
-
operating the flash memory under the single-bit serial protocol;
detecting compliance of the flash memory with the multiple-bit serial protocol; and
switching the flash memory to operation under the multiple-bit serial protocol, in response to the detecting step.
-
-
31. A method for executing code from a flash memory, comprising:
-
obtaining a multiple bit segment of an instruction from the flash memory;
processing the multiple bit instruction segment in a controller to initiate decode of the instruction;
obtaining an additional multiple bit segment of the instruction from the flash memory;
processing the additional multiple bit instruction segment in the controller to continue decode of the instruction;
repeating the additional multiple bit instruction segment obtaining step and the additional multiple bit instruction segment processing step until the instruction is fully decoded; and
executing the decoded instruction.
-
-
32. A method for executing code from a flash memory, comprising:
-
obtaining a multiple bit segment of an instruction from the flash memory;
storing the multiple bit instruction segment in a controller;
obtaining an additional multiple bit segment of the instruction from the flash memory;
storing the additional multiple bit instruction segment in the controller;
repeating the additional multiple bit instruction segment obtaining step and the additional multiple bit instruction segment storing step until the instruction is fully assembled; and
decoding the instruction promptly upon full assembly thereof.
-
Specification