CODE ACCELERATOR

  • US 20090064097A1
  • Filed: 11/06/2007
  • Published: 03/05/2009
  • Est. Priority Date: 08/29/2007
  • Status: Active Grant
First Claim
Patent Images

1. A computer-implemented method of generating mainframe computer code, the method comprising:

  • (a) receiving the identification of at least one input and output operation;

    (b) retrieving at least one code segment from a collection of input and output operation code segments to perform the at least one input and output operation;

    (c) retrieving at least one code segment from a collection of error handling operation code segments to perform at least one error handling operation associated with the at least one input and output operation; and

    (d) generating a mainframe computer code template that includes the code segments retrieved in (b) and (c).

View all claims
    ×
    ×

    Thank you for your feedback

    ×
    ×