ADJUSTING ACCESS OF NON-VOLATILE SEMICONDUCTOR MEMORY BASED ON ACCESS TIME
First Claim
Patent Images
1. A non-volatile semiconductor memory comprising a first memory device and control circuitry operable to:
- issue an access command to the first memory device;
request a command status from the first memory device after a status delay;
when the command status indicates the first memory device has completed the command, measure a first access time of the memory device; and
modify an access sequence of the first memory device in response to the access time.
7 Assignments
0 Petitions
Accused Products
Abstract
A non-volatile semiconductor memory is disclosed comprising a first memory device and control circuitry operable to issue an access command to the first memory device. A command status is requested from the first memory device after a status delay. When the command status indicates the first memory device has completed the command, a first access time of the memory device is measured. An access sequence of the first memory device is then modified in response to the access time.
262 Citations
18 Claims
-
1. A non-volatile semiconductor memory comprising a first memory device and control circuitry operable to:
-
issue an access command to the first memory device; request a command status from the first memory device after a status delay; when the command status indicates the first memory device has completed the command, measure a first access time of the memory device; and modify an access sequence of the first memory device in response to the access time. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. A method of operating a non-volatile semiconductor memory comprising a first memory device, the method comprising:
-
issuing an access command to the first memory device; requesting a command status from the first memory device after a status delay; when the command status indicates the first memory device has completed the command, measuring a first access time of the memory device; and modifying an access sequence of the first memory device in response to the access time. - View Dependent Claims (11, 12, 13, 14, 15, 16, 17, 18)
-
Specification